STMicroelectronics STM32U535CBT6Q
- Part No.:
- STM32U535CBT6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM32U535CBT6Q.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,757
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U535CBT6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and integrated FPU-designed for secure, battery-operated IoT edge nodes requiring real-time sensor fusion, cryptographic operations, and sub-μA standby operation. It delivers 240 DMIPS at up to 160 MHz and supports LPBAM autonomous peripheral operation down to Stop 2 mode.
For engineers reviewing the STM32U535CBT6Q datasheet, STM32U535CBT6Q pinout, STM32U535CBT6Q application, or STM32U535CBT6Q equivalent, key selection criteria include TrustZone-enabled secure boot, 90 nA Shutdown mode, 14-bit 2.5-Msps ADC with hardware oversampling, CAN FD interface, and LQFP48 package compatibility with industrial-grade temperature range (–40 °C to +125 °C).
Technical Context
The device implements a dual-bank flash architecture with ECC and read-while-write capability, enabling seamless firmware updates without runtime interruption. Its ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache, supporting zero-wait-state execution from flash and external memories at 160 MHz.
Power management integrates both LDO and SMPS step-down converter with dynamic voltage scaling and on-the-fly switching, while the low-power background-autonomous mode (LPBAM) allows DMA-driven peripheral chains-including ADC, timers, and communication interfaces-to operate independently in Stop 2 mode without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, MPU, DSP, and single-precision FPU |
| Max Clock Speed | 160 MHz (240 DMIPS), enabled by 8-KB instruction cache and ART Accelerator |
| Flash Memory | 512 KB with ECC, dual-bank, 100 kcycle endurance, read-while-write support |
| SRAM | 274 KB total: up to 64 KB with ECC enabled, including 16 KB retained in Stop 3 mode |
| Low-Power Modes | 90 nA Shutdown, 200 nA Standby, 370 nA Standby+RTC, 1.4 μA Stop 3 (16 KB SRAM) |
| Analog Peripherals | 14-bit 2.5-Msps ADC (oversampling), two 12-bit DACs, one op-amp with PGA, one ultra-low-power comparator |
| Communication | 1 CAN FD controller, 5 USART/UART/LPUART, 4 I²C FM+, 3 SPI, 1 USB FS host/device, 1 SAI, 1 SDMMC |
Pinout & Package
LQFP48 (7 × 7 mm, 0.5 mm pitch) package with exposed thermal pad; RoHS-compliant ECOPACK2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | 1.71–3.6 V operation; decoupling required per datasheet layout guidelines |
| VDDA, VSSA | Analog domain supply and ground | Independent analog rail for ADC/DAC/OPAMP; must be filtered and isolated from digital noise |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset button or supervisor IC |
| BOOT0 | Boot mode selection | High at power-on enables system memory bootloader; tied low for main flash execution |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE15 | General-purpose I/Os | Up to 82 fast I/Os; most 5V-tolerant, 14 support independent 1.08–3.6 V supply for mixed-voltage interfacing |
| PA13/PA14 | SWD debug interface | Serial Wire Debug (SWD) clock and data; no JTAG pins required for basic debug access |
| PA9/PA10 | USB_FS D+/D− | Differential full-speed USB 2.0 interface; requires 1.5-kΩ pull-up on D+ for device enumeration |
| PA0 | ADC1_IN0 / LPTIM1_IN1 | Shared analog input and low-power timer capture; supports autonomous sampling in Stop 2 via LPBAM |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone Security | Hardware-enforced isolation between secure/non-secure firmware domains; enables secure boot, key storage, and crypto service partitioning |
| LPBAM Autonomy | Peripheral-initiated DMA transfers without CPU wake-up-enables continuous sensor logging at <2 µA in Stop 2 mode |
| FlexPowerControl | Dynamic switching between LDO and SMPS regulators with voltage scaling, reducing active-mode current by up to 30% vs. LDO-only |
| CORDIC + FMAC | Hardware acceleration for trigonometric (sin/cos/tan) and filter coefficient computation-reduces CPU load in motor control and audio preprocessing |
| Secure Firmware Upgrade | Native TF-M (Trusted Firmware-M) support with embedded Root-Secure Services (RSS) for authenticated, encrypted OTA updates |
Applications
| Smart Utility Meter | Industrial Predictive Maintenance Sensor |
|---|---|
Use Scenario: Battery-powered gas/water meter collecting pressure, temperature, and flow data over 10+ years. IC Role / Device Role / Timing Role: Main MCU executing secure metering firmware, managing RTC-corrected timestamping, and autonomously triggering ADC conversions via LPBAM in Stop 2 mode. Use Value: 90 nA Shutdown and 370 nA Standby+RTC enable >15-year battery life; TrustZone isolates metrology algorithms from communication stack. | Use Scenario: Vibration and temperature node mounted on rotating machinery, transmitting FFT-processed data wirelessly. IC Role / Device Role / Timing Role: Real-time signal processor running CORDIC/FMAC-accelerated FFT and envelope detection; wakes only to transmit via LPUART or USB when threshold exceeded. Use Value: 14-bit ADC oversampling + hardware MDF filter achieves >85 dB SNR; LPDMA moves raw samples to SRAM without CPU involvement. |
| Medical Wearable Patch | Secure Edge Gateway for Building Automation |
Use Scenario: ECG/PPG patch monitoring heart rate and SpO₂ continuously with clinical-grade accuracy. IC Role / Device Role / Timing Role: Analog front-end controller acquiring synchronized multi-channel biosignals using dual ADCs, OPAMP PGA, and ultra-low-power comparator for R-peak detection. Use Value: 12-bit ADC autonomous in Stop 2 mode enables continuous sampling at 1 kHz with <2.2 µA average current; secure RNG and HASH accelerator support HIPAA-compliant data encryption. | Use Scenario: DIN-rail gateway aggregating Modbus, BACnet MS/TP, and KNX traffic into TLS-secured MQTT streams. IC Role / Device Role / Timing Role: Secure protocol translator with CAN FD for fieldbus bridging, USB host for configuration dongles, and hardware TLS offload via SecureMark™-TLS acceleration. Use Value: 512 KB flash stores multiple protocol stacks; TrustZone enforces strict separation between untrusted network-facing tasks and certified control logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Higher flash (2 MB), larger package (LQFP144), adds Octo-SPI, dual-core Cortex-M33 option | Suitable for complex HMI or dual-role gateway where code footprint exceeds 512 KB | Select when needing >1 MB flash, external XIP memory support, or dual-core RTOS partitioning |
| RA4M3GDB00FJ001 | Renesas RA4M3: 100 MHz Cortex-M33, 1 MB flash, 384 KB SRAM, no TrustZone, lower ULPMark-CP (342) | Battery life less optimized; lacks LPBAM, VBAT backup SRAM, and SMPS integration | Choose for cost-sensitive designs where TrustZone and sub-µA modes are non-critical |
Compared with STM32U575ZIT6, the STM32U535CBT6Q offers superior low-power autonomy and smaller footprint but less flash and no Octo-SPI; versus RA4M3GDB00FJ001, it delivers 35% better ULPMark-CP and hardware TrustZone-critical for certified medical or utility firmware.
Availability
STM32U535CBT6Q is available at Aetrix Electronics and suitable for smart metering, predictive maintenance sensors, medical wearables, and secure building gateways requiring stable component supply across extended product lifecycles.
Supply support for STM32U535CBT6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, and automotive ICs with strong focus on energy efficiency and security.
The STM32U5 series targets ultra-low-power, high-security embedded applications-designed from the silicon level for certified functional safety (IEC 61508 SIL2) and cybersecurity (PSA Certified Level 3) in constrained environments.
FAQ
What is the maximum operating temperature for STM32U535CBT6Q?
The STM32U535CBT6Q is qualified for industrial and extended temperature ranges: –40 °C to +125 °C ambient. This rating is validated per JEDEC JESD22-A108 and applies to all LQFP48 variants, including the Q suffix (grade 3). Thermal derating begins above 105 °C ambient when operating at full 160 MHz with all peripherals active.
Does STM32U535CBT6Q support hardware-based secure boot?
Yes. The device implements a root-of-trust chain starting from immutable ROM bootloader, verified boot using SHA-256 and RSA-2048 signatures, and secure hide protection area (HDP) for private keys. Boot authentication occurs before any user code executes, and debug access is disabled unless RDP level 0 is set-ensuring tamper-resistant firmware integrity.
Can the 14-bit ADC operate autonomously in low-power modes?
Yes. ADC1 supports autonomous conversion in Stop 2 mode using LPBAM: trigger sources include LPTIM, RTC alarm, or external event; results are DMA-transferred to SRAM without CPU wake-up. Full 14-bit resolution and 2.5-Msps sampling remain available, with hardware oversampling configurable up to 16× for effective 16-bit output at reduced throughput.
Is the LQFP48 package of STM32U535CBT6Q pin-compatible with other STM32U5 series MCUs?
No. While the LQFP48 footprint is shared across STM32U535xx and STM32U545xx devices, pin functions differ significantly due to variant peripheral sets (e.g., absence of Octo-SPI or SAI in CB-series). Signal mapping must be verified against DS14217 Table 13 (Pin Description) and AN5541 layout guidelines-not assumed from package alone.
STM32U535CBT6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 33
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 10x12/14b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U535CBT6Q FAQ
1.How can I place an order for STM32U535CBT6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U535CBT6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U535CBT6Q reliable?
The price and inventory of STM32U535CBT6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U535CBT6Q is usually 5 days.
3.What payment methods are accepted for STM32U535CBT6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U535CBT6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U535CBT6Q?
STM32U535CBT6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U535CBT6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U535CBT6Q?
For technical support, including STM32U535CBT6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U535CBT6Q requirements.
6.How does Aetrix verify that STM32U535CBT6Q is sourced from the original manufacturer or authorized distributors?
All STM32U535CBT6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U535CBT6Q meets industry standards.
7.What is the process for return or replacement of STM32U535CBT6Q?
All STM32U535CBT6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U535CBT6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U535CBT6Q part is unused and in its original packaging.
Return procedure for STM32U535CBT6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U535CBT6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

