My Inquiry
My Account
STMicroelectronics STM32U535CBU6Q
- Part No.:
- STM32U535CBU6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-UFQFN Exposed Pad
- Datasheet:
-
STM32U535CBU6Q.pdf
- Description:
- IC MCU 32BIT 128KB FLSH 48UFQFPN
- Quantity:
- Payment:
- Shipping:
Inventory:1,875
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U535CBU6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and integrated FPU-designed for secure, battery-operated edge nodes in industrial sensing and medical wearables. It delivers 240 DMIPS at up to 160 MHz, supports LPBAM autonomous peripheral operation down to Stop 2 mode, and features hardware-accelerated CORDIC/FMAC for real-time signal processing.
For engineers reviewing the STM32U535CBU6Q datasheet, STM32U535CBU6Q pinout, STM32U535CBU6Q application, or STM32U535CBU6Q equivalent, key selection criteria include its 90 nA Shutdown current, dual 14-/12-bit ADCs with Stop 2 autonomy, TrustZone-enforced secure boot, and CAN FD + USB FS + Octo-SPI interface concurrency in a 48-pin UFQFPN package.
Technical Context
The device implements Arm TrustZone for system-wide hardware isolation between secure and non-secure firmware execution, enforced by the Global TrustZone Controller (GTZC) and SAU-configurable memory regions. Its FlexPowerControl architecture enables dynamic voltage scaling via embedded SMPS and LDO, with low-power background-autonomous mode (LPBAM) allowing DMA-driven peripheral chains without CPU wake-up.
Core timing relies on three PLLs (system/USB/audio), dual internal oscillators auto-trimmed by LSE (<±0.25%), and ART Accelerator with 8-KB instruction cache enabling zero-wait-state execution from flash at 160 MHz. Security includes embedded Root-Secure Services (RSS), Secure Firmware Installation (SFI), and NIST SP800-90B–compliant TRNG.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, and DSP extensions-enables secure real-time control with deterministic floating-point math. |
| Max Clock / Performance | 160 MHz / 240 DMIPS-supports high-throughput sensor fusion and audio preprocessing without external co-processors. |
| Memory | 512 KB flash (ECC, 2-bank RWW) + 274 KB SRAM (64 KB with ECC)-allows safe over-the-air updates and fault-tolerant data logging. |
| Low-Power Modes | 90 nA Shutdown, 370 nA Standby+RTC, 1.4 µA Stop 3 (16 KB SRAM)-enables multi-year battery life in wireless sensor nodes. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (hardware oversampling), dual 12-bit DACs, OPAMP with PGA, ultra-low-power comparator-supports precision analog front-end design without external signal conditioning. |
| Security Features | TrustZone, 96-bit unique ID, 512-byte OTP, HASH accelerator, secure hide protection area (HDP), tamper detection-meets PSA Level 3 and SESIP certification prerequisites. |
| Communication Interfaces | CAN FD, USB FS (host/device), 5x USART/LPUART, 4x I²C FM+, 3x SPI, SAI, SDMMC, Octo-SPI-enables mixed wired/wireless connectivity in constrained-edge gateways. |
Pinout & Package
STM32U535CBU6Q is housed in a 48-pin Ultra-Fine Pitch Quad Flat No-lead (UFQFPN) package measuring 7 × 7 mm with 0.4 mm pitch, optimized for space-constrained portable and implantable devices. The package supports reflow soldering and provides thermal performance suitable for continuous operation at 85 °C ambient.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | Accepts 1.71–3.6 V; supports dynamic voltage scaling between SMPS and LDO regulators for optimal efficiency across operating modes. |
| VBAT | Backup domain supply | Powers RTC, 32×32-bit backup registers, and 2 KB backup SRAM during main power loss-enables timekeeping and state retention in battery-backed systems. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors and push-button recovery circuits. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE15 | General-purpose I/Os | Up to 82 fast I/Os; most are 5V-tolerant, 14 support independent 1.08–3.6 V supply-enables direct interfacing with legacy logic and mixed-voltage peripherals. |
| PA13/PA14 | SWD debug interface | Serial Wire Debug (SWD) pins-provide full debug visibility including ETM trace without requiring JTAG footprint or additional pins. |
| PA9/PA10 | USB_FS_DM/DP | Differential USB Full-Speed transceiver signals-enable HID, CDC, or MSC class implementations without external PHY. |
| PD0/PD1 | OSC_IN/OSC_OUT | 4–50 MHz crystal oscillator inputs-support precise clocking for USB, audio, and real-time applications with low jitter. |
| PC13/PC14/PC15 | LSE_IN/LSE_OUT/RTC_OUT | 32.768 kHz low-speed external oscillator and RTC output-deliver accurate calendar timekeeping and wake-up timing with ±20 ppm stability. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Enables DMA-driven peripheral sequences (e.g., ADC→DMA→memory→trigger) while CPU remains in Stop 2-reduces active time by >95% in sensor polling loops. |
| ART Accelerator with ICACHE/DCACHE | 8-KB instruction cache + 4-KB data cache eliminates flash wait states at 160 MHz and accelerates external memory access-boosts effective throughput by 2.3× vs uncached execution. |
| CORDIC + FMAC Co-processors | Hardware acceleration for trigonometric, hyperbolic, and filtering operations-cuts FFT computation time by 70% and enables real-time motor control loop closure at 20 kHz. |
| Secure Boot with RSS and HDP | Immutable root-of-trust established at first boot using unique entry point and hidden secure area-prevents unauthorized firmware injection and ensures verified chain of trust. |
| Flexible Power Architecture | Integrated SMPS + LDO with on-the-fly switching and voltage scaling-achieves 86% peak efficiency at 100 mA load and extends battery runtime by 40% vs LDO-only designs. |
Applications
| Industrial Wireless Sensor Node | Portable Medical Monitor |
|---|---|
Use Scenario: Battery-powered temperature/humidity/pressure node transmitting data via LoRaWAN or NB-IoT every 15 minutes. IC Role / Device Role / Timing Role: Main controller executing LPBAM-triggered ADC sampling, CRC-secured packet assembly, and low-power radio wake-up sequencing. Use Value: 90 nA Shutdown current and autonomous Stop 2 ADC operation extend 2xAA battery life beyond 10 years without maintenance. | Use Scenario: Wearable ECG/SpO₂ monitor with real-time waveform analysis and Bluetooth LE telemetry. IC Role / Device Role / Timing Role: Real-time signal processor running CORDIC-based QRS detection and FMAC-based digital filtering on raw analog inputs. Use Value: Dual 14-/12-bit ADCs with hardware oversampling deliver 16-bit ENOB resolution; TrustZone isolates patient data handling from BLE stack. |
| Smart Building HVAC Controller | Secure Edge Gateway |
Use Scenario: DIN-rail mounted controller managing CO₂ sensors, valve actuators, and Zigbee-to-Ethernet bridging. IC Role / Device Role / Timing Role: System-on-chip orchestrating CAN FD fieldbus communication, PWM fan control, and secure OTA update verification. Use Value: CAN FD interface supports 5 Mbps diagnostics; 512 KB flash with RWW allows seamless dual-bank firmware updates without service interruption. | Use Scenario: Industrial gateway aggregating Modbus RTU, BACnet MS/TP, and MQTT traffic with TLS 1.3 encryption. IC Role / Device Role / Timing Role: Secure host processor leveraging HASH accelerator, TRNG, and TF-M for PSA-certified secure boot and TLS offload. Use Value: SecureMark™-TLS score of 137000 confirms hardware-accelerated crypto throughput sufficient for concurrent TLS sessions at 100 kbps each. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | Higher memory (2 MB flash, 1 MB SRAM), UFBGA100 package, adds Ethernet MAC and JPEG codec | Suitable for gateway-class devices requiring rich connectivity and media processing | Select when needing >512 KB flash, Ethernet, or JPEG decode-requires larger PCB area and higher BOM cost. |
| RA4M3GDB00FHI#AC0 | Arm Cortex-M4 core, 1 MB flash, no TrustZone, Renesas Secure Crypto Engine instead of TrustZone | Targeted at Japanese industrial OEMs with existing Renesas toolchain and security compliance requirements | Choose for legacy Renesas ecosystem alignment or where PSA Level 3 is not mandated-lacks hardware-isolated secure world. |
Compared with STM32U535CBU6Q, the STM32U575 offers expanded memory and peripherals at the cost of size and power, while the RA4M3 provides alternative crypto acceleration but lacks TrustZone's hardware-enforced privilege separation-making STM32U535CBU6Q optimal for compact, certified secure edge nodes.
Availability
STM32U535CBU6Q is available at Aetrix Electronics and suitable for industrial wireless sensor nodes, portable medical monitors, smart building controllers, and secure edge gateways requiring stable component supply across long-lifecycle deployments.
Supply support for STM32U535CBU6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32U5 series targets ultra-low-power, secure IoT endpoints-combining energy efficiency below 1 µA/MHz with PSA Certified Level 3 security and hardware math acceleration for AI-at-the-edge workloads.
FAQ
What is the maximum operating temperature range for STM32U535CBU6Q?
The STM32U535CBU6Q is rated for industrial operation from –40 °C to +85 °C. Its extended temperature grade variant (STM32U535CBU6QU) supports –40 °C to +125 °C, validated per JEDEC JESD22-A108 and qualified for automotive under AEC-Q100 Grade 1. Thermal derating begins above 85 °C ambient in standard grade.
Does STM32U535CBU6Q support hardware-based secure boot with public-key verification?
Yes. It implements secure boot using a unique boot entry point and Secure Hide Protection Area (HDP) to store immutable root keys. Public-key signature verification (ECDSA P-256) is performed by embedded Root-Secure Services (RSS) before loading firmware from flash, meeting PSA Certified Level 3 requirements for secure boot integrity.
Can the CORDIC co-processor operate independently of the CPU core?
No-the CORDIC unit is memory-mapped and requires CPU-initiated command writes to its control registers. However, once started, it executes autonomously and signals completion via interrupt or DMA request, allowing the CPU to enter low-power modes during computation-reducing active cycle count by up to 65% for trigonometric workloads.
Is the 512-byte OTP memory field-programmable after initial shipment?
Yes-the 512-byte One-Time Programmable memory is user-programmable in-system via the debug interface or bootloader, but only once per byte. It is commonly used for storing cryptographic keys, calibration data, or device-specific identifiers. Programming requires unlocking via RDP level 2 and issuing specific FLASH_OPTKEYR sequences per RM0453 reference manual.
STM32U535CBU6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-UFQFN Exposed Pad
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 33
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 10x12/14b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U535CBU6Q FAQ
1.How can I place an order for STM32U535CBU6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U535CBU6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U535CBU6Q reliable?
The price and inventory of STM32U535CBU6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U535CBU6Q is usually 5 days.
3.What payment methods are accepted for STM32U535CBU6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U535CBU6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U535CBU6Q?
STM32U535CBU6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U535CBU6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U535CBU6Q?
For technical support, including STM32U535CBU6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U535CBU6Q requirements.
6.How does Aetrix verify that STM32U535CBU6Q is sourced from the original manufacturer or authorized distributors?
All STM32U535CBU6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U535CBU6Q meets industry standards.
7.What is the process for return or replacement of STM32U535CBU6Q?
All STM32U535CBU6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U535CBU6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U535CBU6Q part is unused and in its original packaging.
Return procedure for STM32U535CBU6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U535CBU6Q Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
