My Inquiry
My Account
STMicroelectronics STM32U535CCU6
- Part No.:
- STM32U535CCU6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-UFQFN Exposed Pad
- Datasheet:
-
STM32U535CCU6.pdf
- Description:
- IC MCU 32BIT 256KB FLSH 48UFQFPN
- Quantity:
- Payment:
- Shipping:
Inventory:2,519
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U535CCU6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and integrated FPU-designed for secure, battery-constrained IoT edge nodes requiring real-time sensor fusion, encrypted OTA updates, and sub-μA Stop modes. It delivers 240 DMIPS at up to 160 MHz, supports CAN FD and USB FS, and operates from –40 °C to +125 °C.
For engineers reviewing the STM32U535CCU6 datasheet, STM32U535CCU6 pinout, STM32U535CCU6 application, or STM32U535CCU6 equivalent, key selection criteria include its 90 nA Shutdown mode, dual 14-/12-bit ADCs with Stop 2 autonomy, TrustZone-enforced secure boot, LPBAM peripheral offload, and UFBGA64 (5 × 5 mm) package compatibility with high-density PCB layouts.
Technical Context
The STM32U535CCU6 implements a dual-bank flash architecture with ECC and read-while-write capability, enabling seamless firmware updates without runtime interruption. Its FlexPowerControl system integrates SMPS and LDO regulators with dynamic voltage scaling, allowing on-the-fly transition between Run, Stop 2, and Shutdown modes while maintaining RTC and 2-Kbyte backup SRAM in VBAT mode.
TrustZone® is hardware-enforced across memory (flash/SRAM), peripherals (I2C, SPI, FDCAN), and I/Os via the Global TrustZone Controller (GTZC), supporting secure boot with unique entry point and HDP-protected root-secure services. The ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache, enabling zero-wait-state execution at 160 MHz from flash or external Octo-SPI memory.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, and DSP extensions-enables secure real-time control with cryptographic acceleration and deterministic interrupt latency. |
| Max Clock / Performance | 160 MHz / 240 DMIPS-supports high-throughput signal processing (e.g., audio filtering via SAI+ADF) without external co-processors. |
| Memory | 512 KB flash (ECC, 2 banks, 100 kcycles) + 274 KB SRAM (64 KB with ECC)-allows dual-bank firmware update and secure data buffering in tamper-resistant zones. |
| Low-Power Modes | 90 nA Shutdown (23 wake-up pins), 370 nA Standby+RTC, 1.4 μA Stop 3 (16 KB SRAM retained)-extends coin-cell battery life to >10 years in periodic sensing applications. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (hardware oversampling), dual 12-bit DACs, OPAMP with PGA, ultra-low-power comparator-enables precision sensor front-end with autonomous conversion in Stop 2 mode. |
| Security | TrustZone®-secured I/Os/peripherals, 96-bit UID, 512-byte OTP, HASH accelerator, NIST SP800-90B TRNG, Secure Firmware Install (SFI)-meets PSA Certified Level 3 and SESIP requirements. |
| Connectivity | 1× CAN FD, 1× USB FS (host/device), 4× I2C FM+, 5× USART/LPUART, 3× SPI, 1× SAI, SDMMC, Octo-SPI-supports industrial fieldbus, BLE gateway bridging, and secure cloud connectivity. |
Pinout & Package
STM32U535CCU6 is housed in a 64-ball UFBGA package (5 × 5 mm, 0.5 mm pitch) with 51 user I/Os, including 14 low-voltage I/Os (1.08–3.6 V) and up to 82 total fast I/Os with interrupt capability. The package supports industrial thermal performance (θJA = 42.5 °C/W) and is ECOPACK2-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O power supplies | Independent 1.71–3.6 V domains enable mixed-signal isolation and flexible power sequencing during low-power transitions. |
| VBAT | Backup domain supply | Powers RTC, 32×32-bit backup registers, and 2-Kbyte backup SRAM during main power loss-critical for time-stamped event logging. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset supervision and brown-out detection via PWR block. |
| PA13/PA14 | SWD debug interface (SWDIO/SWCLK) | Enables serial-wire debug and trace without dedicated JTAG pins-reduces footprint and simplifies production programming. |
| PD0/PD1 | FDCAN_RX/FDCAN_TX | Dedicated differential CAN FD transceiver interface supporting 5 Mbps bit rate and protocol-level error handling for automotive/industrial networks. |
| PC12/PC11 | SDMMC_CK/SDMMC_CMD | High-speed SD/SDIO/e•MMC host interface with DMA support-enables local data buffering and firmware storage independent of internal flash. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Permits DMA-driven peripheral chains (e.g., ADC→DMA→CORDIC→SRAM) to execute without CPU wake-up-reducing active time by >90% in sensor aggregation tasks. |
| CORDIC + FMAC co-processors | Hardware-accelerated trigonometric (sin/cos/tan) and filter math operations-cuts firmware cycle count by 70% vs. software implementation for motor control or FFT preprocessing. |
| Octo-SPI interface | Supports x8 single-ended or x4 differential protocols (Xccy, HyperBus™) at up to 133 MHz-enables direct XIP execution from external flash, expanding effective code space beyond 512 KB. |
| Secure Root-of-Trust | Immutable boot entry + HDP-protected RSS (Root-Secure Services) + SFI-guarantees authenticated, encrypted firmware installation and prevents rollback attacks in field-deployed devices. |
| Ultra-low-power comparators & OPAMP | Sub-μA quiescent current with rail-to-rail input and programmable gain-enables always-on analog wake-up (e.g., vibration threshold detection) without draining battery. |
Applications
| Smart Utility Metering | Industrial Predictive Maintenance Sensor |
|---|---|
Use Scenario: Battery-powered gas/water meter with hourly pressure/temperature readings, tamper detection, and encrypted LoRaWAN transmission every 12 hours. IC Role / Device Role / Timing Role: Primary MCU executing secure boot, LPBAM-triggered ADC sampling, TrustZone-isolated crypto engine (AES-GCM), and RTC-governed transmission scheduling. Use Value: 90 nA Shutdown mode extends 3.6 V lithium-thionyl chloride cell life to >15 years; VBAT-backed RTC ensures accurate billing intervals during mains outage. |
Use Scenario: Wireless vibration/temperature node mounted on rotating machinery, performing edge FFT analysis and alerting on bearing fault frequencies. IC Role / Device Role / Timing Role: Real-time signal processor running CORDIC-accelerated FFT, FMAC-based digital filtering, and secure OTA firmware validation before update activation. Use Value: 240 DMIPS + 14-bit ADC oversampling enables 10 kHz sampling and 512-point FFT in <10 ms-detecting incipient faults before catastrophic failure. |
| Medical Wearable Patch Monitor | Secure Asset Tracking Beacon |
Use Scenario: Disposable ECG patch with dry electrodes, 7-day continuous monitoring, Bluetooth LE handoff, and HIPAA-compliant data encryption. IC Role / Device Role / Timing Role: Analog front-end controller managing OPAMP-PGA gain staging, 12-bit DAC-driven electrode bias, and TrustZone-secured AES-256 encryption of sampled waveforms. Use Value: Dual 12-bit DACs with sample-and-hold eliminate external bias circuitry; 370 nA Standby+RTC allows 7-day runtime on 100 mAh coin cell with daily BLE sync. |
Use Scenario: GPS-enabled logistics tracker with geofence alerts, tamper-proof enclosure, and TLS 1.3 handshake to cloud backend over cellular NB-IoT. IC Role / Device Role / Timing Role: Secure connectivity hub managing FDCAN diagnostics bus, TRNG-based TLS key generation, HASH-accelerated certificate verification, and tamper-detect GPIO monitoring. Use Value: SecureMark™-TLS score of 137000 validates hardware-accelerated TLS stack performance; active tampers disable sensitive registers upon enclosure breach. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Higher memory (2 MB flash, 1 MB SRAM), dual-core (Cortex-M33 + Cortex-M0+), additional crypto accelerators (PKA, AES-256) | Targeted at complex edge AI inference and multi-protocol gateways requiring >1 MB code space and asymmetric crypto offload | Select when needing >1 MB flash, dual-core RTOS partitioning, or PKA-based ECC signature verification-adds cost and power overhead for simpler use cases. |
| RA4M3GFP | Renesas RA4M3 with Cortex-M33, 1 MB flash, 256 KB SRAM, no TrustZone hardware partitioning, different peripheral set (no Octo-SPI, no CORDIC) | Suitable for cost-sensitive industrial HMI and motor control where PSA Level 3 certification is not required | Choose for legacy Renesas ecosystem integration or where ARMv8-M Security Extensions are unnecessary-lacks hardware-enforced memory isolation and LPBAM depth. |
Compared with STM32U575ZIT6, the STM32U535CCU6 offers optimal balance of security, ultra-low-power operation, and compact footprint for constrained-edge nodes; versus RA4M3GFP, it provides stronger hardware-rooted trust and deeper autonomous low-power capability at comparable price points.
Availability
STM32U535CCU6 is available at Aetrix Electronics and suitable for smart utility metering, industrial predictive maintenance sensors, medical wearable patches, and secure asset tracking beacons requiring stable component supply across long-lifecycle deployments.
Supply support for STM32U535CCU6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs-with over 40 years of embedded systems expertise and ISO 9001/TS 16949 certified manufacturing.
The STM32U5 series is ST's flagship ultra-low-power secure MCU line, designed specifically for battery-operated IoT endpoints demanding PSA Certified Level 3 security, sub-μA sleep currents, and real-time deterministic performance under harsh environmental conditions.
FAQ
What is the maximum operating temperature range for STM32U535CCU6?
The STM32U535CCU6 is qualified for industrial and extended temperature operation from –40 °C to +125 °C, verified per JEDEC JESD22-A108 and supported by full electrical characterization across this range-including flash retention, SRAM stability, and analog peripheral accuracy-making it suitable for under-hood automotive and outdoor industrial deployments.
Does STM32U535CCU6 support true hardware-based TrustZone isolation?
Yes. STM32U535CCU6 implements Arm TrustZone for Armv8-M with dedicated Global TrustZone Controller (GTZC), SAU-configurable memory regions, and TZEN-activated peripheral security attribution. All flash, SRAM, and peripherals (including I2C, SPI, FDCAN, and GPIOs) can be assigned secure/non-secure attributes at boot, enforced by hardware-not software emulation.
How does LPBAM reduce system power consumption in practice?
LPBAM enables autonomous peripheral sequences-such as ADC sampling → DMA transfer → CORDIC computation → SRAM store-to execute entirely in Stop 2 mode without waking the CPU. Measured results show >92% reduction in active energy per sensing cycle versus CPU-polling methods, directly extending battery life in duty-cycled IoT nodes.
Can STM32U535CCU6 boot from external Octo-SPI memory?
No. STM32U535CCU6 supports XIP (execute-in-place) from Octo-SPI memory but requires internal flash or system memory (via bootloader) for initial boot. External memory must be mapped into address space post-boot using OCTOSPI peripheral configuration and MMU/MPU setup-enabling code expansion beyond 512 KB without altering boot vector location.
STM32U535CCU6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-UFQFN Exposed Pad
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 37
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 11x12/14b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U535CCU6 FAQ
1.How can I place an order for STM32U535CCU6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U535CCU6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U535CCU6 reliable?
The price and inventory of STM32U535CCU6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U535CCU6 is usually 5 days.
3.What payment methods are accepted for STM32U535CCU6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U535CCU6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U535CCU6?
STM32U535CCU6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U535CCU6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U535CCU6?
For technical support, including STM32U535CCU6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U535CCU6 requirements.
6.How does Aetrix verify that STM32U535CCU6 is sourced from the original manufacturer or authorized distributors?
All STM32U535CCU6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U535CCU6 meets industry standards.
7.What is the process for return or replacement of STM32U535CCU6?
All STM32U535CCU6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U535CCU6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U535CCU6 part is unused and in its original packaging.
Return procedure for STM32U535CCU6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U535CCU6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
