STMicroelectronics STM32U535CCU6Q
- Part No.:
- STM32U535CCU6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-UFQFN Exposed Pad
- Datasheet:
-
STM32U535CCU6Q.pdf
- Description:
- IC MCU 32BIT 256KB FLSH 48UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:1,618
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U535CCU6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and integrated FPU-designed for secure, battery-constrained IoT edge nodes requiring real-time sensor fusion, encrypted OTA updates, and sub-µA standby operation. It delivers 240 DMIPS at up to 160 MHz, supports LPBAM autonomous peripheral operation down to Stop 2 mode, and integrates hardware accelerators including CORDIC, FMAC, HASH, and a NIST SP800-90B-compliant TRNG.
For engineers reviewing the STM32U535CCU6Q datasheet, STM32U535CCU6Q pinout, STM32U535CCU6Q application, or STM32U535CCU6Q equivalent, key selection criteria include verified TrustZone-enabled secure boot flow, measured 370 nA Standby-with-RTC current, dual-bank read-while-write flash ECC integrity, 14-bit 2.5-Msps ADC with hardware oversampling, and CAN FD + USB FS dual-protocol connectivity in a 48-pin UFQFPN package.
Technical Context
The STM32U535CCU6Q implements a dual-domain Arm Cortex-M33 core with MPU, TrustZone isolation, and optional FPU-enabling concurrent secure/non-secure firmware execution. Its FlexPowerControl architecture combines embedded SMPS and LDO regulators with dynamic voltage scaling and on-the-fly switching to optimize power across Run, Stop 2/3, and Shutdown modes.
Peripheral interconnect uses a multi-AHB bus matrix with GPDMA and LPDMA controllers functional in Stop mode. Clocking includes four PLLs (system, USB, audio, ADC), dual auto-trimmed oscillators (<±0.25%), and CRS-based USB clock recovery-ensuring timing robustness without external crystal dependency for USB operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M33 with TrustZone, FPU, MPU - enables secure RTOS partitioning and deterministic floating-point math for sensor fusion. |
| Max Frequency | 160 MHz - achieves 240 DMIPS and 4.07 CoreMark®/MHz with ART Accelerator instruction cache. |
| Flash / SRAM | 512 KB flash (ECC, 2-bank RWW) + 274 KB SRAM (up to 64 KB with ECC) - supports safe firmware updates and data retention during low-power states. |
| Low-Power Modes | 370 nA Standby with RTC, 1.4 µA Stop 3 with 16 KB SRAM - enables >10-year coin-cell battery life in metering and wearables. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (hardware oversampling), dual 12-bit DAC, OPAMP with PGA, ultra-low-power comparator - supports high-fidelity sensor signal conditioning without external components. |
| Security Features | TrustZone, secure boot with HDP, SFI via RSS, TF-M support, 96-bit UID, 512-byte OTP - meets PSA Level 3 and SESIP certification prerequisites. |
| Communication | CAN FD, USB FS (host/device), 5x USART/LPUART, 4x I²C FM+, 3x SPI, OCTOSPI, SAI, SDMMC - enables mixed wired/wireless gateway architectures. |
Pinout & Package
STM32U535CCU6Q is housed in a 48-pin Ultra-Fine Pitch Quad Flat No-lead (UFQFPN) package measuring 7 × 7 mm with 0.4 mm pitch and exposed thermal pad. This RoHS-compliant ECOPACK2 package supports automated optical inspection and provides enhanced thermal dissipation for sustained 160 MHz operation in compact industrial and portable designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Separate domains for digital core (1.71–3.6 V), analog (1.62–3.6 V), and I/O (1.08–3.6 V) enable precise noise isolation and flexible rail sequencing. |
| VSS, VSSA, VSSIO2 | Ground references | Dedicated analog/digital/I/O ground pins minimize coupling noise and ensure ADC/DAC accuracy down to 14-bit resolution. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD2, PF0–PF1 | General-purpose I/Os | Up to 82 fast GPIOs (most 5V-tolerant); 14 support independent 1.08 V supply - ideal for interfacing legacy 5 V peripherals or low-voltage sensors. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset supervisor ICs and brown-out detection via PWR block. |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; used for field firmware recovery without debugger access. |
| PA13/PA14/PA15 | SWD debug interface | Serial Wire Debug (SWD) pins with dedicated SWCLK, SWDIO, and optional SWO - enables full trace and secure debug lock configuration. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → CORDIC → FMAC → SRAM) without CPU wake-up - reduces active time by >90% in sensor polling loops. |
| FlexPowerControl with SMPS + LDO | Integrated step-down converter and linear regulator allow dynamic switching between efficiency-optimized (SMPS) and noise-sensitive (LDO) supply modes - critical for mixed-signal precision. |
| ART Accelerator with 8 KB I-Cache + 4 KB D-Cache | Eliminates flash wait states at 160 MHz and accelerates external memory access - improves real-time determinism for audio and control loops. |
| Hardware Math Accelerators (CORDIC + FMAC) | Offloads trigonometric (sin/cos/tan), vector rotation, and FIR/IIR filtering - cuts CPU load by ~70% in motor control and predictive maintenance algorithms. |
| Secure Root-of-Trust (HDP + RSS) | Hardened secure hide protection area and embedded root-secure services enable certified secure boot and attestation - required for PSA Certified Level 3 deployments. |
Applications
| Smart Utility Metering | Wearable Health Monitor |
|---|---|
Use Scenario: Battery-powered gas/water meters with ultrasonic flow sensing, tamper detection, and encrypted NB-IoT reporting. IC Role / Device Role / Timing Role: Main MCU executing secure metering firmware, managing LPBAM-triggered ADC sampling, RTC calendar, and CAN FD communication to metrology ASIC. Use Value: 370 nA Standby-with-RTC extends 10-year battery life; TrustZone isolates metrology code from BLE stack; 14-bit ADC resolves <0.1% flow error. |
Use Scenario: Clinical-grade ECG/PPG patch with motion artifact cancellation, local AI inference, and Bluetooth LE telemetry. IC Role / Device Role / Timing Role: Central sensor hub performing real-time analog front-end conditioning (OPAMP+PGA), oversampled ADC acquisition, and CORDIC-based QRS detection. Use Value: 2.2 µA Stop 3 with full SRAM preserves context during sleep; FMAC accelerates adaptive noise filtering; 512-byte OTP stores calibration coefficients. |
| Industrial Wireless Gateway | Secure Edge PLC Controller |
Use Scenario: DIN-rail mounted gateway aggregating Modbus RTU, CAN FD, and LoRaWAN sensor data with TLS 1.3 encryption. IC Role / Device Role / Timing Role: Dual-role controller running FreeRTOS in non-secure world and TF-M in secure world - handling protocol translation and crypto offload. Use Value: HASH accelerator achieves 12 Mbps TLS throughput; dual-bank flash enables atomic OTA updates; 82 GPIOs support isolated RS-485/CAN transceivers. |
Use Scenario: Safety-rated programmable logic controller with SIL-2 diagnostics, secure firmware updates, and analog I/O conditioning. IC Role / Device Role / Timing Role: Deterministic real-time controller executing IEC 61131-3 logic with watchdog supervision, VBAT-backed RTC for event logging, and tamper detection. Use Value: 90 nA Shutdown mode enables rapid power cycling; securable I/Os prevent unauthorized reconfiguration; ULPMark™-CP score of 464 validates energy efficiency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | Higher memory (2 MB flash, 1 MB SRAM), additional Octo-SPI, no USB FS - adds external XIP capability but removes USB device/host functionality. | Suitable for complex edge AI inference with external PSRAM/flash; unsuitable where USB CDC/VCP is required for field service. | Select when external memory expansion and higher compute headroom outweigh USB connectivity needs. |
| NXP KW38 | ARM Cortex-M4F core, no TrustZone, integrated BLE 5.0 radio, lower flash (512 KB), no SMPS - optimized for wireless SoC integration over security isolation. | Better for BLE mesh endpoints with minimal external components; lacks hardware root-of-trust and secure boot enforcement. | Select only for cost-sensitive, single-protocol wireless nodes where PSA certification is not mandated. |
Compared with STM32U535CCU6Q, STM32U575ZIT6Q trades USB FS for scalable external memory and higher compute, while KW38 sacrifices TrustZone and SMPS for integrated BLE - making STM32U535CCU6Q optimal for USB-connected, battery-powered, certifiable secure edge devices.
Availability
STM32U535CCU6Q is available at Aetrix Electronics and suitable for smart utility metering, wearable health monitors, industrial wireless gateways, and secure edge PLC controllers requiring stable component supply across multi-year production cycles.
Supply support for STM32U535CCU6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, MEMS, and automotive semiconductors since 1987.
The STM32U5 series targets ultra-low-power, security-critical edge applications-including IoT sensors, medical wearables, and industrial gateways-by integrating Arm TrustZone, hardware crypto accelerators, and sub-µA power modes into a single die.
FAQ
What is the maximum operating temperature range for STM32U535CCU6Q?
The STM32U535CCU6Q is rated for industrial operation from –40 °C to +85 °C, with extended qualification up to +125 °C per ST's production data. This is validated across all low-power modes and flash programming cycles, ensuring reliability in enclosed enclosures or outdoor metering housings without forced cooling.
Does STM32U535CCU6Q support true hardware-based secure boot?
Yes. It implements a hardware-enforced secure boot chain starting from ROM-based first-stage loader, verifying signed images against immutable public keys stored in the Secure Hide Protection (HDP) area. Boot authentication uses SHA-256 and ECDSA-P256, with debug access permanently disabled upon RDP Level 2 activation.
Can the 14-bit ADC operate autonomously in Stop 2 mode?
No-the 14-bit ADC1 requires VDDA and clocking unavailable in Stop 2. However, the 12-bit ADC4 is explicitly designed for autonomous operation in Stop 2 mode, achieving 2.5 Msps with hardware oversampling and direct DMA transfer to SRAM-enabling continuous sensor monitoring at ~2.5 µA total system current.
Is the UFQFPN48 package of STM32U535CCU6Q compatible with standard reflow profiles?
Yes. The UFQFPN48 (7 × 7 mm, 0.4 mm pitch) adheres to JEDEC J-STD-020D moisture sensitivity level 3 and supports standard lead-free reflow profiles (peak 260 °C, 20–40 sec above 217 °C). Its exposed thermal pad requires solder paste stencil opening ≥80% coverage and thermal via array (≥6 vias, 0.3 mm diameter) for optimal thermal performance.
STM32U535CCU6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-UFQFN Exposed Pad
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 37
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 11x12/14b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U535CCU6Q FAQ
1.How can I place an order for STM32U535CCU6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U535CCU6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U535CCU6Q reliable?
The price and inventory of STM32U535CCU6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U535CCU6Q is usually 5 days.
3.What payment methods are accepted for STM32U535CCU6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U535CCU6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U535CCU6Q?
STM32U535CCU6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U535CCU6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U535CCU6Q?
For technical support, including STM32U535CCU6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U535CCU6Q requirements.
6.How does Aetrix verify that STM32U535CCU6Q is sourced from the original manufacturer or authorized distributors?
All STM32U535CCU6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U535CCU6Q meets industry standards.
7.What is the process for return or replacement of STM32U535CCU6Q?
All STM32U535CCU6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U535CCU6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U535CCU6Q part is unused and in its original packaging.
Return procedure for STM32U535CCU6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U535CCU6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

