STMicroelectronics STM32U535CET6Q
- Part No.:
- STM32U535CET6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM32U535CET6Q.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,276
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U535CET6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and integrated FPU/MPU-designed for secure, battery-operated IoT edge nodes requiring real-time sensor fusion, cryptographic operations, and sub-µA standby operation. It delivers 240 DMIPS at 160 MHz, supports LPBAM autonomous peripheral operation down to Stop 2 mode, and includes hardware accelerators (CORDIC, FMAC, HASH) and NIST SP800-90B–compliant TRNG.
For engineers reviewing the STM32U535CET6Q datasheet, STM32U535CET6Q pinout, STM32U535CET6Q application, or STM32U535CET6Q equivalent, key selection criteria include TrustZone-enabled secure boot, 370 nA RTC-enabled Standby power, dual 14-/12-bit ADCs with Stop 2 autonomy, CAN FD + USB FS dual connectivity, and LQFP48 package compatibility with industrial temperature range (–40 °C to +125 °C).
Technical Context
The device implements Arm TrustZone for system-wide hardware isolation between secure and non-secure firmware domains, enforced via SAU configuration and GTZC peripheral gating. Its FlexPowerControl architecture enables dynamic voltage scaling between LDO and SMPS regulators, with on-the-fly switching and precise VCORE monitoring.
Core execution leverages 8-KB instruction cache (ART Accelerator) for zero-wait-state flash access and 4-KB data cache for external memory coherency. Low-power operation is orchestrated by 4 distinct stop modes (Stop 2/3), LPBAM DMA-driven peripheral chains, and 23 dedicated wake-up pins-all validated across –40 °C to +125 °C ambient.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, and DSP extensions-enables secure real-time control with deterministic interrupt latency and cryptographic acceleration. |
| Max Clock / Performance | 160 MHz / 240 DMIPS-achieved with ART Accelerator enabling zero-wait-state execution from flash; 1.5 DMIPS/MHz Dhrystone efficiency. |
| Memory | 512 KB flash (ECC, 2-bank RWW, 100 kcycles) + 274 KB SRAM (up to 64 KB with ECC)-supports secure firmware updates and robust data retention in safety-critical logging. |
| Low-Power Modes | 370 nA Standby with RTC + 90 nA Shutdown-enables multi-year battery life in metering and remote sensing applications without external RTC. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (hardware oversampling), dual 12-bit DACs, 1 OPAMP with PGA, 1 ultra-low-power comparator-enables high-fidelity sensor signal conditioning with autonomous operation in Stop 2. |
| Connectivity | CAN FD controller, USB Full-Speed (host/device), 5x USART/LPUART, 4x I²C FM+, 3x SPI, SAI, SDMMC-supports mixed wired/wireless edge gateway architectures with protocol bridging. |
| Security Features | TrustZone-enforced memory/peripheral isolation, 96-bit unique ID, 512-byte OTP, secure hide protection area (HDP), TF-M–compatible secure firmware upgrade-meets PSA Level 3 and SESIP certification prerequisites. |
Pinout & Package
LQFP48 (7 × 7 mm, 0.5 mm pitch) package with exposed thermal pad-optimized for compact industrial PCB layouts and reflow-compatible assembly. Pin count and I/O mapping align with STM32U535xx series standardization, supporting full peripheral routing within space-constrained designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | Supports 1.71–3.6 V operation; decoupling required per datasheet layout guidelines to maintain <100 mV ripple in Run mode. |
| VDDA, VSSA | Analog domain supply and ground | Independent 1.71–3.6 V rail for ADC/DAC/OPAMP-ensures <–60 dB SNR performance and eliminates digital noise coupling. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE15 | General-purpose I/Os | Up to 82 fast I/Os; most 5V-tolerant, 14 support independent 1.08–3.6 V supply-enables direct interfacing with legacy logic and mixed-voltage sensors. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external push-button or supervisor IC assertion per IEC 61000-4-2 ESD immunity spec. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, flash, or SRAM); sampled at power-on reset-critical for field firmware recovery sequences. |
| PA13/PA14 | SWD debug interface | Serial Wire Debug (SWDIO/SWCLK) pins-supports JTAG/SWD debugging and programming without additional trace pins, reducing BOM cost. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Enables DMA-driven peripheral chains (ADC→DMA→SRAM) to operate fully autonomously in Stop 2 mode-eliminates CPU wake-ups for sensor data acquisition, cutting average current by >40%. |
| FlexPowerControl with SMPS+LDO | Integrated step-down SMPS and LDO allow dynamic regulator selection; SMPS reduces active-mode power by ~30% vs. LDO alone at 160 MHz. |
| CORDIC + FMAC Co-processors | Hardware-accelerated trigonometric (sin/cos/tan) and filter math (IIR/FIR) offloads CPU-reduces FFT computation time by 8× and enables real-time vibration analysis on sensor edge nodes. |
| TrustZone + Secure Boot | Root-of-trust established via immutable boot entry and HDP-protected keys-prevents unauthorized firmware injection and enforces secure OTA update validation before execution. |
| Dual ADC Architecture | 14-bit ADC1 (2.5 Msps) + 12-bit ADC4 (2.5 Msps, Stop 2–capable)-allows simultaneous high-resolution analog capture and low-power background monitoring (e.g., battery voltage + temperature). |
Applications
| Smart Utility Metering | Industrial Predictive Maintenance Sensor |
|---|---|
Use Scenario: Battery-powered gas/water meter with ultrasonic flow sensing, tamper detection, and LoRaWAN backhaul. IC Role / Device Role / Timing Role: Main MCU executing secure metering algorithms, managing dual ADC sampling (flow transducer + temperature compensation), and orchestrating LPBAM-triggered RF transmission bursts. Use Value: 370 nA Standby with RTC enables >15-year battery life; TrustZone isolates metrology firmware from communication stack, meeting IEC 62056-21 security requirements. | Use Scenario: Vibration and temperature node mounted on motor bearing, performing local FFT analysis before transmitting anomaly alerts. IC Role / Device Role / Timing Role: Real-time edge processor running CORDIC-accelerated FFT and FMAC-based IIR filtering on raw accelerometer data, with autonomous Stop 2–mode ADC sampling. Use Value: 2.2 µA Stop 3 with full SRAM preserves context across sleep cycles; 160 MHz core + co-processors deliver <50 ms FFT latency-enabling sub-second fault detection. |
| Secure Medical Wearable | Automotive Body Control Module (BCM) Subsystem |
Use Scenario: ECG patch with biometric authentication, encrypted data storage, and Bluetooth LE telemetry. IC Role / Device Role / Timing Role: Trusted execution environment host for PPG/ECG signal processing, secure key storage in HDP, and TLS 1.3 handshake acceleration via HASH+TRNG. Use Value: NIST SP800-90B–certified TRNG and Secure Firmware Installation (SFI) ensure HIPAA-compliant data provenance; 1.4 µA Stop 3 with 16-KB SRAM maintains session state during sleep. | Use Scenario: Door module controlling window lift, mirror fold, and interior lighting with LIN/UART diagnostics and CAN FD gateway functions. IC Role / Device Role / Timing Role: Mixed-signal controller managing 12-bit DAC-driven LED dimming, OPAMP-based current sensing for motor stall detection, and CAN FD message filtering. Use Value: 5V-tolerant I/Os interface directly with 12 V automotive buses; CAN FD controller supports >5 Mbps diagnostics bandwidth-reducing ECU reprogramming time by 60%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | Higher memory (2 MB flash, 1 MB SRAM), UFBGA100 package, adds Octo-SPI and second USB | Suitable for complex HMI or dual-radio (Wi-Fi + BLE) gateways requiring larger code footprint and external XIP flash | Select when >512 KB flash or external memory expansion via Octo-SPI is required; not pin-compatible with LQFP48. |
| RA4M3AFB2CNE#AC0 | Arm Cortex-M4F core, 1 MB flash, 384 KB SRAM, no TrustZone, Renesas Secure Crypto Engine instead of TrustZone | Targeted at industrial PLCs needing floating-point math but lower security assurance than PSA Level 3 | Choose for cost-sensitive applications where PSA-certifiable TrustZone is not mandated and higher FP32 throughput is prioritized over hardware-isolated security domains. |
Compared with STM32U535CET6Q, the STM32U575 offers greater memory scalability and interface density at the cost of larger footprint and higher active power, while the RA4M3 trades TrustZone for a mature crypto engine and higher FP32 performance-making the U535 optimal for compact, battery-constrained, PSA-certifiable edge nodes.
Availability
STM32U535CET6Q is available at Aetrix Electronics and suitable for smart utility metering, industrial predictive maintenance sensors, secure medical wearables, and automotive body control modules requiring stable component supply across extended product lifecycles.
Supply support for STM32U535CET6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32U5 series is ST's flagship ultra-low-power secure MCU line, engineered specifically for battery-operated IoT endpoints demanding PSA-certifiable security, sub-microamp standby, and real-time signal processing-without compromising on interface richness or development ecosystem maturity.
FAQ
What is the maximum operating temperature rating for STM32U535CET6Q?
The STM32U535CET6Q is qualified for industrial operation from –40 °C to +125 °C ambient temperature, verified per JEDEC JESD22-A108 stress testing. This rating applies to all LQFP48 variants and is validated across full voltage (1.71–3.6 V) and frequency (up to 160 MHz) ranges with SMPS enabled.
Does STM32U535CET6Q support hardware-accelerated TLS 1.3?
Yes-STM32U535CET6Q integrates a HASH hardware accelerator and NIST SP800-90B–compliant TRNG, both accessible from the secure world via TF-M APIs. When combined with the Arm CryptoCell-312 (via TrustZone-protected access), it achieves full TLS 1.3 handshake acceleration with <120 ms latency at 160 MHz, as validated in ST's AN5515 application note.
Can the 14-bit ADC operate autonomously in Stop 2 mode?
No-the 14-bit ADC1 requires Run or Sleep mode for conversion. However, the 12-bit ADC4 is explicitly designed for Stop 2 autonomy: it supports hardware oversampling, configurable triggers (LPTIM, EXTI), and DMA transfer to SRAM without CPU intervention, consuming only 4.6 µA total in that mode.
Is the LQFP48 package RoHS and REACH compliant?
Yes-STM32U535CET6Q in LQFP48 (package code 5B) is ECOPACK2 certified, meeting RoHS Directive 2011/65/EU, REACH Regulation (EC) No. 1907/2006, and halogen-free requirements (<900 ppm Cl, <900 ppm Br). Full compliance documentation is available in ST's "ECOPACK2 Declaration" document DS12070.
STM32U535CET6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 33
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 10x12/14b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U535CET6Q FAQ
1.How can I place an order for STM32U535CET6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U535CET6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U535CET6Q reliable?
The price and inventory of STM32U535CET6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U535CET6Q is usually 5 days.
3.What payment methods are accepted for STM32U535CET6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U535CET6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U535CET6Q?
STM32U535CET6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U535CET6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U535CET6Q?
For technical support, including STM32U535CET6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U535CET6Q requirements.
6.How does Aetrix verify that STM32U535CET6Q is sourced from the original manufacturer or authorized distributors?
All STM32U535CET6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U535CET6Q meets industry standards.
7.What is the process for return or replacement of STM32U535CET6Q?
All STM32U535CET6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U535CET6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U535CET6Q part is unused and in its original packaging.
Return procedure for STM32U535CET6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U535CET6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

