STMicroelectronics STM32U535RCT6Q
- Part No.:
- STM32U535RCT6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32U535RCT6Q.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,099
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U535RCT6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 240 DMIPS performance, 512 KB flash (ECC-enabled), 274 KB SRAM (up to 64 KB with ECC), and integrated SMPS power management. It operates from 1.71 V to 3.6 V across –40 °C to +85 °C and supports LPBAM autonomous peripheral operation down to Stop 2 mode - ideal for battery-powered IoT edge nodes requiring secure, long-life operation.
For engineers reviewing the STM32U535RCT6Q datasheet, STM32U535RCT6Q pinout, STM32U535RCT6Q application, or STM32U535RCT6Q equivalent, key selection considerations include its 48-pin LQFP package, TrustZone-enforced memory/peripheral isolation, sub-µA low-power modes (e.g., 90 nA Shutdown), dual ADCs (14-bit + 12-bit), CAN FD interface, and hardware accelerators (CORDIC, FMAC, HASH, RNG).
Technical Context
This MCU implements a dual-cache Arm Cortex-M33 core with MPU, FPU, and TrustZone® for hardware-enforced secure/non-secure world separation. The ART Accelerator includes 8-KB instruction cache and 4-KB data cache, enabling zero-wait-state execution at up to 160 MHz.
Power architecture integrates an embedded LDO and configurable SMPS step-down converter with on-the-fly voltage scaling. Security features include root-of-trust boot, 96-bit unique ID, 512-byte OTP, securable I/Os, and Secure Firmware Installation (SFI) via embedded Root-Secure Services (RSS).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU - enables secure real-time control with hardware-isolated execution environments |
| Max Clock Speed | 160 MHz - delivers 240 DMIPS and 4.07 CoreMark®/MHz for high-efficiency signal processing |
| Flash Memory | 512 KB with ECC and read-while-write - ensures firmware integrity and concurrent code/data access |
| SRAM | 274 KB total, including up to 64 KB with ECC - supports large buffers and secure data storage |
| Low-Power Modes | 90 nA Shutdown, 370 nA Standby with RTC - extends battery life in always-on sensor or metering applications |
| Analog Peripherals | 14-bit 2.5-Msps ADC + 12-bit 2.5-Msps ADC (autonomous in Stop 2), 2× DAC, OPAMP, COMP - enables precision sensing without waking core |
| Security Features | TrustZone®, secure boot, HDP, RDP, SFI, HASH, NIST SP800-90B-compliant RNG - meets PSA Level 3 and SESIP certification requirements |
| Communication Interfaces | CAN FD, USB FS (host/device), 5× USART/LPUART, 4× I²C FM+, 3× SPI, OCTOSPI, SAI, SDMMC - supports industrial connectivity and audio/data streaming |
Pinout & Package
LQFP48 (7 × 7 mm, 0.5 mm pitch) package with exposed thermal pad - suitable for compact PCB layouts and moderate thermal dissipation in space-constrained designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | Supports 1.71–3.6 V operation; decoupling required per datasheet layout guidelines |
| VDDA, VSSA | Analog domain supply and ground | Independent analog rail for ADC/DAC/OPAMP - improves noise immunity and measurement accuracy |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE15 | General-purpose I/Os | Up to 82 fast I/Os; most 5V-tolerant, 14 support independent 1.08–3.6 V supply for mixed-voltage interfacing |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors |
| BOOT0 | Boot mode selection | Configures boot source (system memory, flash, or SRAM) at power-up - critical for firmware recovery and DFU |
| SWDIO/SWCLK | Serial Wire Debug interface | 2-pin debug port supporting full SWD functionality - enables programming, tracing, and secure debug authentication |
| VBAT | Backup domain supply | Supplies RTC, 32×32-bit backup registers, and 2 KB backup SRAM during main power loss |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC→DMA→memory) without CPU wake-up - reduces active time by >90% in sensor logging |
| FlexPowerControl with SMPS | Integrated switch-mode power supply allows dynamic voltage scaling between 0.9 V and 1.2 V core - cuts dynamic power by up to 40% vs. LDO-only operation |
| TrustZone® + GTZC | Global TrustZone Controller enforces memory/peripheral access rights at hardware level - eliminates software-only security vulnerabilities in firmware updates |
| Dual ADC Architecture | 14-bit ADC (2.5 Msps) and 12-bit ADC (2.5 Msps, Stop 2 capable) - supports simultaneous high-resolution and ultra-low-power sampling |
| Hardware Math Accelerators | CORDIC (trigonometric), FMAC (filtering), and HASH (SHA-256) - offloads 70–80% of compute load from CPU in motor control and TLS handshake |
| Secure Firmware Upgrade | TF-M compliant secure boot and update flow - enables field-deployable, cryptographically signed OTA patches with rollback protection |
Applications
| Smart Utility Meter | Industrial Wireless Sensor Node |
|---|---|
Use Scenario: Battery-powered electricity/water/gas meter collecting consumption data hourly and transmitting via NB-IoT or LoRaWAN. IC Role / Device Role / Timing Role: Main system controller managing metrology ADC sampling, secure data encryption, RTC-based scheduling, and low-power radio interface timing. Use Value: 90 nA Shutdown and LPBAM reduce average current to <1 µA - enabling 10+ year battery life without compromising secure firmware updates. | Use Scenario: Self-powered vibration/temperature/humidity node deployed in factory machinery for predictive maintenance. IC Role / Device Role / Timing Role: Real-time sensor fusion hub performing edge FFT analysis using CORDIC/FMAC, triggering alerts via CAN FD or UART to gateway. Use Value: Dual ADCs sample analog sensors autonomously in Stop 2 mode; TrustZone isolates sensor data from untrusted firmware modules. |
| Secure Medical Wearable | Automotive Body Control Module (BCM) Subsystem |
Use Scenario: ECG/PPG patch continuously monitoring biometrics and storing encrypted health logs locally before BLE transmission. IC Role / Device Role / Timing Role: Secure data acquisition engine with analog front-end (OPAMP, COMP, ADC), cryptographic acceleration (HASH, RNG), and tamper-aware backup SRAM. Use Value: 64 KB ECC SRAM protects sensitive health data; HDP and RDP prevent unauthorized debug access or firmware extraction. | Use Scenario: Low-power door module controlling window lift, mirror adjustment, and interior lighting in 12 V automotive systems. IC Role / Device Role / Timing Role: Power-managed subsystem controller interfacing with LIN bus, driving motor drivers via advanced timers, and monitoring battery voltage (VBAT). Use Value: SMPS efficiency and 3.0 µA Stop 2 mode extend sleep current budget; CAN FD enables diagnostics and firmware updates over vehicle network. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575RIT6Q | Higher flash (2 MB), larger SRAM (1 MB), additional Octo-SPI and crypto accelerators; same LQFP48 package | Targeted at complex edge AI inference or multi-protocol gateways requiring larger code footprint | Select when >512 KB flash or hardware AES-GCM is required - not drop-in due to different peripheral mapping and clock tree |
| NXP KW38Z168VHT4 | ARM Cortex-M0+ core, no TrustZone, lower performance (48 MHz), integrated BLE 5.0 radio, 512 KB flash, 128 KB SRAM | Optimized for Bluetooth LE end-node applications where RF integration outweighs security depth | Choose only if BLE stack offload and antenna matching simplify design - lacks LPBAM, SMPS, and TrustZone-grade isolation |
Compared with STM32U535RCT6Q, the STM32U575RIT6Q offers greater memory headroom and enhanced crypto capability but requires board redesign for peripheral routing; the KW38Z168VHT4 trades security depth and ultra-low-power flexibility for integrated wireless, making it unsuitable for PSA-certifiable deployments.
Availability
STM32U535RCT6Q is available at Aetrix Electronics and suitable for smart utility meters, industrial wireless sensor nodes, secure medical wearables, and automotive body control subsystems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32U535RCT6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, delivering silicon solutions for automotive, industrial, and consumer markets since 1987.
The STM32U5 series is ST's flagship ultra-low-power secure MCU line, designed specifically for battery-operated IoT endpoints demanding PSA Certified Level 3 security, sub-µA power states, and hardware-accelerated cryptography without sacrificing real-time responsiveness.
FAQ
What is the maximum operating temperature range for STM32U535RCT6Q?
The STM32U535RCT6Q is rated for industrial operation from –40 °C to +85 °C. Its thermal design supports reliable performance under continuous 160 MHz operation within this range, with validated junction temperature limits confirmed in Section 5.3.1 of DS14217 Rev 5. No derating is required up to 85 °C ambient when using recommended PCB copper pour and thermal vias.
Does STM32U535RCT6Q support hardware-based secure boot?
Yes - it implements a hardware-rooted secure boot chain starting from immutable ROM code, verified boot images in flash using SHA-256/HASH accelerator, and protected execution in Secure World via TrustZone. Boot authenticity is enforced before any user code executes, with RDP and password-protected debug preventing unauthorized access.
Can the internal SMPS be used alongside the LDO simultaneously?
No - the SMPS and LDO are mutually exclusive power regulators. The device uses either SMPS (for highest efficiency below 100 MHz) or LDO (for lowest noise and fastest wake-up) selected via PWR_CR3 register. Switching between them is supported on-the-fly with controlled voltage scaling sequences defined in RM0453.
How many pins support independent VDDIO2 supply for mixed-voltage I/O interfacing?
Fourteen I/O pins (PA0–PA13) support independent VDDIO2 supply down to 1.08 V, enabling direct interfacing with 1.2 V, 1.8 V, or 2.5 V peripherals while maintaining 3.3 V core logic. This is implemented via dedicated VDDIO2 pin and SYSCFG_IOCTRL register configuration - detailed in Section 4.2 of DS14217.
STM32U535RCT6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 47
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 15x12/14b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U535RCT6Q FAQ
1.How can I place an order for STM32U535RCT6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U535RCT6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U535RCT6Q reliable?
The price and inventory of STM32U535RCT6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U535RCT6Q is usually 5 days.
3.What payment methods are accepted for STM32U535RCT6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U535RCT6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U535RCT6Q?
STM32U535RCT6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U535RCT6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U535RCT6Q?
For technical support, including STM32U535RCT6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U535RCT6Q requirements.
6.How does Aetrix verify that STM32U535RCT6Q is sourced from the original manufacturer or authorized distributors?
All STM32U535RCT6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U535RCT6Q meets industry standards.
7.What is the process for return or replacement of STM32U535RCT6Q?
All STM32U535RCT6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U535RCT6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U535RCT6Q part is unused and in its original packaging.
Return procedure for STM32U535RCT6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U535RCT6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

