STMicroelectronics STM32U535RET6TR
- Part No.:
- STM32U535RET6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32U535RET6TR.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,285
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U535RET6TR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and integrated SMPS. It delivers 240 DMIPS at up to 160 MHz, supports LPBAM autonomous peripheral operation down to Stop 2 mode, and features hardware accelerators including CORDIC and FMAC. It targets secure, battery-powered IoT edge nodes requiring real-time sensor fusion and cryptographic operations.
For engineers reviewing the STM32U535RET6TR datasheet, STM32U535RET6TR pinout, STM32U535RET6TR application, or STM32U535RET6TR equivalent, key selection criteria include its 90 nA Shutdown current, TrustZone-enabled secure boot with HDP, dual 14-/12-bit ADCs with Stop 2 autonomy, CAN FD interface, and LQFP64 (10 × 10 mm) package with 51 I/Os.
Technical Context
This MCU implements a dual-bank flash architecture with ECC and read-while-write capability, enabling seamless firmware updates without halting execution. Its FlexPowerControl architecture integrates an embedded SMPS and LDO with on-the-fly voltage scaling, supporting dynamic power states from 90 nA Shutdown to 16.3 μA/MHz Run mode.
The TrustZone security subsystem enforces hardware-isolated secure/non-secure worlds, with GTZC managing memory, peripheral, and I/O attribution. Boot integrity relies on unique entry point, secure hide protection area (HDP), and embedded root-secure services (RSS) for SFI and TF-M–based firmware upgrades.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, and DSP extensions - enables secure real-time control with deterministic floating-point math. |
| Max Clock & Performance | 160 MHz / 240 DMIPS - achieves zero-wait-state execution via 8-KB instruction cache (ART Accelerator). |
| Memory | 512 KB flash (ECC, 2 banks, 100 kcycles) + 274 KB SRAM (up to 64 KB with ECC) - supports robust code storage and large buffer handling in safety-critical contexts. |
| Low-Power Modes | 90 nA Shutdown, 200 nA Standby, 3.0 µA Stop 2 with 16-KB SRAM - extends battery life in always-on sensing applications. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (autonomous in Stop 2), dual 12-bit DACs, OPAMP with PGA, ultra-low-power comparator - enables high-fidelity signal acquisition and actuation without waking core. |
| Security Features | TrustZone, 96-bit UID, 512-byte OTP, HASH accelerator, NIST SP800-90B–compliant TRNG, tamper detection - meets PSA Level 3 and SESIP certification prerequisites. |
| Communication Interfaces | 1 CAN FD, 1 USB FS (host/device), 4 I²C, 5 USART/LPUART, 3 SPI, 1 SAI, 1 SDMMC, OCTOSPI - supports mixed wired/wireless edge node connectivity and external memory expansion. |
| Package | LQFP64 (10 × 10 mm, 0.5 mm pitch) - provides 51 user I/Os, 5V-tolerant pins, and industrial-grade thermal performance (θJA = 40 °C/W). |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad; 64-pin layout optimized for PCB routing density and thermal dissipation in compact industrial and portable designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O supply rails | Independent 1.71–3.6 V domains enable mixed-signal precision and flexible power sequencing. |
| VSS, VSSA | Digital and analog ground returns | Separate ground planes minimize noise coupling between digital switching and sensitive analog conversion. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external supervisor ICs for system-level fault recovery. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE7 | General-purpose I/Os | Up to 51 fast GPIOs with interrupt capability; most 5V-tolerant and configurable for multiple alternate functions (e.g., USART, SPI, TIM). |
| BOOT0 | Boot mode selection | Configures boot source (system memory, flash, or SRAM); sampled at reset to determine initial vector fetch location. |
| SWDIO/SWCLK | Serial Wire Debug interface | 2-pin debug channel supporting full SWD protocol - enables non-intrusive firmware validation and field update debugging. |
| VBAT | Backup domain supply | Powers RTC, 32×32-bit backup registers, and 2-KB backup SRAM during main power loss - ensures timekeeping and state retention. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Permits DMA-driven peripheral chains (e.g., ADC → memory → timer) to execute fully in Stop 2 without CPU intervention - reduces active time by >90% in sensor logging. |
| SMPS + LDO Power Architecture | Integrated step-down converter and linear regulator support dynamic voltage scaling and on-the-fly switching - improves efficiency by 30% vs. LDO-only at >10 mA load. |
| CORDIC & FMAC Co-processors | Hardware-accelerated trigonometric and filtering math offloads CPU - cuts FFT computation time by 4× and enables real-time vibration analysis on battery power. |
| TrustZone + Secure Boot | Root-of-trust established via immutable boot entry and HDP-protected secrets - prevents unauthorized firmware injection and ensures OTA update authenticity. |
| Dual ADC with Stop 2 Autonomy | 12-bit ADC4 operates independently in Stop 2 mode with hardware oversampling - captures temperature/pressure data at 1 kSPS while drawing only 4.6 µA total system current. |
| OCTOSPI Interface | Octal/quad/octal-SPI capable of XIP from external flash - eliminates external RAM requirement for code execution, reducing BOM cost and board area. |
Applications
| Smart Utility Metering | Secure Wearable Health Monitor |
|---|---|
Use Scenario: Battery-powered gas/water meter with ultrasonic flow sensing, RF mesh backhaul, and 10-year lifespan. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing secure OTA updates, and coordinating low-power wake cycles via RTC and LPTIM. Use Value: 90 nA Shutdown and LPBAM reduce average current to <1.5 µA, extending CR2477 battery life beyond 12 years while maintaining cryptographic integrity. | Use Scenario: Clinical-grade ECG patch with motion artifact cancellation, Bluetooth LE telemetry, and tamper-evident enclosure. IC Role / Device Role / Timing Role: Secure sensor hub fusing analog front-end data (OPAMP+ADC), running lightweight ML inference (CORDIC/FMAC), and enforcing HIPAA-compliant data encryption. Use Value: TrustZone isolates biometric processing from BLE stack; dual ADCs acquire synchronized lead-I/II signals at 2.5 Msps with 72 dB SNR in Stop 2 mode. |
| Industrial Predictive Maintenance Node | Automotive Cabin Air Quality Sensor |
Use Scenario: Vibration and temperature monitor mounted on motor housing, transmitting spectral features via LoRaWAN. IC Role / Device Role / Timing Role: Real-time edge processor performing FFT-based bearing fault detection using FMAC, with secure firmware rollback on corruption. Use Value: CORDIC computes phase angles in <5 µs; Stop 3 mode (1.4 µA) preserves 16-KB SRAM for feature buffers between 10-second sampling intervals. | Use Scenario: CO₂/VOC/PM2.5 sensor module in HVAC duct, operating from 12 V vehicle supply with strict EMC compliance. IC Role / Device Role / Timing Role: Low-emission controller managing NDIR optical path timing, compensating for thermal drift, and interfacing with CAN FD bus. Use Value: Internal 32 kHz RC oscillator accuracy ±0.25% (LSE-trimmed) ensures precise 100-ms gas diffusion timing; CAN FD handles 5 Mbps diagnostics without CPU load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575RIT6 | Higher memory (2 MB flash, 1 MB SRAM), additional crypto accelerators (AES-GCM, PKA), no OCTOSPI | Better suited for complex TLS stacks and larger OTA images; lacks octal-SPI for XIP from serial flash | Select when >1 MB code size or GCM-based secure communication is required; avoid if external flash XIP is critical. |
| RA4M3AFB2CNE#AC0 | Arm Cortex-M4F, 1 MB flash, 384 KB SRAM, no TrustZone, Renesas Secure Crypto Engine | Strong DSP performance but lacks hardware-enforced isolation; certified for automotive functional safety (ISO 26262 ASIL-B) | Prefer for motor control + safety-critical tasks where ASIL-B compliance outweighs TrustZone requirements. |
Compared with STM32U535RET6TR, the U575 offers greater memory headroom and advanced crypto acceleration but sacrifices OCTOSPI flexibility, while the RA4M3 provides superior DSP throughput and ASIL-B certification at the cost of hardware-enforced security partitioning.
Availability
STM32U535RET6TR is available at Aetrix Electronics and suitable for smart utility metering, secure wearable health monitors, industrial predictive maintenance nodes, and automotive cabin air quality sensors requiring stable component supply across multi-year production cycles.
Supply support for STM32U535RET6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32U5 series is ST's flagship ultra-low-power MCU line targeting PSA Certified Level 3 and SESIP-certified secure IoT endpoints, emphasizing energy efficiency, hardware-rooted security, and peripheral autonomy for battery-constrained edge intelligence.
FAQ
What is the maximum operating temperature range for STM32U535RET6TR?
The STM32U535RET6TR is rated for operation from –40 °C to +125 °C ambient temperature. This extended industrial grade rating is validated per ST's production test flow and applies to all LQFP64 variants. Thermal derating begins above 105 °C ambient when operating at maximum clock frequency and full peripheral load.
Does STM32U535RET6TR support USB device and host modes simultaneously?
No, the integrated USB full-speed controller supports either device or host mode-not both concurrently. Mode selection is configured at initialization via the USB_OTG_GUSBCFG register. Dual-role operation requires external USB switch logic and careful power management coordination, as the PHY shares VBUS sensing and ID pin resources.
How is TrustZone security enforced on STM32U535RET6TR during runtime?
TrustZone is enforced via the Global TrustZone Controller (GTZC), which gates access to memories, peripherals, and I/Os based on SAU configuration and secure/non-secure exception level. All secure world transitions require TZ-aware NVIC vectoring, and debug access is restricted unless RDP level 0 is set. The HDP region remains inaccessible even in secure debug mode.
Can the internal SMPS be used without external components?
No, the SMPS requires external components: a 1 µH inductor, 10 µF output capacitor, and feedback resistors for voltage setting. ST provides reference schematics (e.g., UM2822) specifying exact part numbers and layout rules. Omitting or mis-sizing these components causes instability, overvoltage, or failure to enter low-power modes.
STM32U535RET6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 51
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 17x12/14b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U535RET6TR FAQ
1.How can I place an order for STM32U535RET6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U535RET6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U535RET6TR reliable?
The price and inventory of STM32U535RET6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U535RET6TR is usually 5 days.
3.What payment methods are accepted for STM32U535RET6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U535RET6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U535RET6TR?
STM32U535RET6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U535RET6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U535RET6TR?
For technical support, including STM32U535RET6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U535RET6TR requirements.
6.How does Aetrix verify that STM32U535RET6TR is sourced from the original manufacturer or authorized distributors?
All STM32U535RET6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U535RET6TR meets industry standards.
7.What is the process for return or replacement of STM32U535RET6TR?
All STM32U535RET6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U535RET6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U535RET6TR part is unused and in its original packaging.
Return procedure for STM32U535RET6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U535RET6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

