STMicroelectronics STM32U535VCI6Q
- Part No.:
- STM32U535VCI6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-UFBGA
- Datasheet:
-
STM32U535VCI6Q.pdf
- Description:
- IC MCU 32BIT 256KB FLSH 100UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,641
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U535VCI6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 240 DMIPS performance, 512 KB flash (ECC-enabled), 274 KB SRAM (64 KB with ECC), and integrated SMPS power converter. It operates from 1.71–3.6 V across –40 °C to +125 °C and delivers 3.0 µA Stop 2 mode with 16-Kbyte SRAM for battery-powered industrial sensors and secure IoT edge nodes.
For engineers reviewing the STM32U535VCI6Q datasheet, STM32U535VCI6Q pinout, STM32U535VCI6Q application, or STM32U535VCI6Q equivalent, key selection criteria include TrustZone-enforced peripheral isolation, LPBAM autonomous peripheral operation in Stop 2, 14-bit 2.5-Msps ADC with hardware oversampling, CAN FD interface, and dual 12-bit DACs with sample-and-hold - all validated for certified secure firmware upgrade via TF-M.
Technical Context
The STM32U535VCI6Q implements a dual-bank ECC-protected flash architecture enabling read-while-write operations and secure boot with root-of-trust via unique boot entry and HDP. Its TrustZone-enabled memory protection unit (MPU) enforces strict isolation between secure and non-secure execution states at runtime.
Power management integrates an embedded LDO and configurable SMPS step-down converter with on-the-fly voltage scaling, supporting dynamic transition between Run (16.3 μA/MHz @ 3.3 V), Stop 2 (3.0 µA), and Shutdown (90 nA) modes - all with 23 wake-up pins and RTC retention in VBAT mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, DSP, and MPU - enables secure real-time control with hardware-enforced privilege separation. |
| Performance | 240 DMIPS @ 160 MHz - achieved via 8-KB instruction cache (ART Accelerator) enabling zero-wait-state flash execution. |
| Memory | 512 KB flash (2 banks, ECC, 100 kcycles), 274 KB SRAM (64 KB with ECC ON) - supports robust firmware updates and data integrity in harsh environments. |
| Low-Power Modes | 90 nA Shutdown, 3.0 µA Stop 2 with 16-KB SRAM - enables multi-year battery life in always-on sensor endpoints. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (oversampling), dual 12-bit DACs, OPAMP with PGA, ultra-low-power comparator - supports high-fidelity signal acquisition without external precision components. |
| Security | TrustZone, 96-bit UID, 512-byte OTP, HASH accelerator, NIST SP800-90B TRNG, Secure Firmware Installation (SFI) - meets PSA Level 3 and SESIP certification requirements. |
| Connectivity | CAN FD controller, USB FS host/device, 4× I²C FM+, 5× USART/LPUART, OCTOSPI, SDMMC - enables mixed-criticality communication in industrial gateways. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 leads; RoHS-compliant ECOPACK2, rated for industrial temperature range (–40 °C to +125 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Main, analog, and I/O supply rails | Independent 1.71–3.6 V domains enable noise-isolated analog sensing and flexible power sequencing. |
| VSS, VSSA, VSSIO2 | Ground reference planes | Dedicated analog and digital ground pins minimize coupling noise in mixed-signal operation. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os (82 total) | Most pins 5V-tolerant; up to 14 support independent 1.08–3.6 V supply - ideal for interfacing legacy peripherals. |
| PC13–PC15 | RTC oscillator inputs (LSE) | Supports 32.768 kHz crystal for calendar-accurate timekeeping with ±20 ppm stability over temperature. |
| PD0–PD1 | OSC_IN/OSC_OUT (HSE) | 4–50 MHz external crystal interface for high-precision system clock generation. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors and push-button recovery. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, flash, or SRAM); critical for secure field firmware recovery paths. |
| VBAT | Backup domain supply | Supplies RTC, 32×32-bit backup registers, and 2-KB backup SRAM during main power loss - preserves state across power cycles. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → DMA → memory) while CPU remains in Stop 2 - eliminates wake-up latency for periodic sensing. |
| FlexPowerControl with SMPS | Integrated step-down converter reduces active-mode power by >30% vs. LDO-only solutions; supports seamless on-the-fly switching between regulators. |
| CORDIC + FMAC co-processors | Hardware acceleration for trigonometric and filter math offloads CPU in motor control and audio preprocessing - cuts latency by 8× vs. software implementation. |
| Secure Root of Trust | Immutable boot entry + HDP-protected secure hide area ensures verified firmware launch and prevents unauthorized debug access even with physical probe. |
| Octo-SPI Interface | Single 8-line interface replaces quad-SPI + parallel NOR/NAND, reducing PCB layer count and enabling XIP from external flash up to 133 MHz. |
Applications
| Smart Utility Meter | Industrial Predictive Maintenance Sensor |
|---|---|
Use Scenario: Battery-powered electricity/water meter with tamper detection, metrology-grade ADC sampling, and secure OTA firmware updates. IC Role / Device Role / Timing Role: Main MCU executing metrology algorithms, managing secure TLS communication via HASH+TRNG, and maintaining RTC calendar with VBAT backup. Use Value: 90 nA Shutdown current extends 10-year battery life; TrustZone isolates metrology firmware from communication stack to meet IEC 62056-21 security mandates. | Use Scenario: Vibration/temperature node mounted on rotating machinery, performing edge FFT analysis and triggering alerts via CAN FD. IC Role / Device Role / Timing Role: Real-time sensor hub running CORDIC-accelerated FFT on ADC data, synchronizing timestamped events via RTC alarm, and transmitting diagnostics via CAN FD. Use Value: LPBAM enables continuous ADC→DMA→FMAC processing in Stop 2 mode - achieves 2.2 µA average current while maintaining 1 kHz sampling rate. |
| Secure Medical Wearable | Low-Power Industrial Gateway |
Use Scenario: ECG patch with biopotential amplification, encrypted Bluetooth LE transmission, and tamper-evident housing monitoring. IC Role / Device Role / Timing Role: Secure sensor fusion engine using OPAMP+PGA for analog front-end conditioning, TRNG for BLE pairing keys, and SFI for signed firmware validation. Use Value: 12-bit DAC with sample-and-hold generates precise calibration references; 370 nA Standby with RTC ensures instant wake-on-heartbeat detection. | Use Scenario: DIN-rail gateway aggregating Modbus RTU, CAN FD, and LoRaWAN traffic with local rule-based decision logic. IC Role / Device Role / Timing Role: Protocol translator and edge controller managing concurrent UART, CAN FD, and SPI interfaces while hosting lightweight TF-M secure services. Use Value: Dual 16-bit advanced timers (TIM1/TIM8) generate synchronized PWM for motor control outputs; OCTOSPI boots from external flash to scale firmware storage beyond 512 KB. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575VIT6Q | Higher flash (2 MB), larger SRAM (3 MB), added cryptographic accelerators (AES-GCM, PKA), no SMPS - uses LDO only. | Targeted at complex secure gateways requiring TLS 1.3 handshake acceleration and larger code footprint. | Select when >1 MB flash or hardware PKA is required; avoid if SMPS efficiency is critical for battery life. |
| NXP LPC55S69JBD100 | Arm Cortex-M33 with TrustZone, 640 KB flash, 320 KB SRAM, no SMPS, different peripheral mix (no CAN FD, no OCTOSPI, added USB HS). | Better suited for USB-centric human interface devices; lacks CAN FD and ultra-low-power Stop 2 optimization. | Prefer for USB host applications needing HID/MSD class support; not recommended for CAN FD or sub-µA standby designs. |
Compared with STM32U535VCI6Q, the STM32U575VIT6Q trades SMPS-based power efficiency for cryptographic throughput and memory headroom, while the LPC55S69JBD100 offers stronger USB capabilities but sacrifices CAN FD, OCTOSPI, and sub-µA low-power modes essential for long-life industrial sensing.
Availability
STM32U535VCI6Q is available at Aetrix Electronics and suitable for smart utility meters, predictive maintenance sensors, secure medical wearables, and low-power industrial gateways requiring stable component supply across extended product lifecycles.
Supply support for STM32U535VCI6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32U5 series targets ultra-low-power secure edge computing, combining Arm TrustZone with ST's FlexPowerControl architecture to deliver certified security and multi-year battery life in resource-constrained IoT endpoints.
FAQ
What is the maximum operating temperature rating for STM32U535VCI6Q?
The STM32U535VCI6Q is qualified for industrial operation from –40 °C to +125 °C ambient temperature. This rating is validated per JEDEC JESD47 and applies to all LQFP100 package variants. Thermal derating begins above 105 °C ambient when operating at full 160 MHz clock frequency with all peripherals active.
Does STM32U535VCI6Q support true hardware-based secure boot?
Yes. The device implements a hardware-rooted secure boot sequence: ROM bootloader validates signature of first-stage firmware using public key stored in OTP, enforces RDP level restrictions, and establishes TrustZone secure world before transferring control. Boot integrity is enforced by immutable ROM code and cannot be bypassed via debug interface.
Can the SMPS regulator be used simultaneously with the internal LDO?
No. The SMPS and LDO are mutually exclusive power sources for VCORE. The PWR_CR3 register controls automatic or manual switching between them, but both cannot supply VCORE concurrently. SMPS must be configured before entering low-power modes where LDO is disabled to prevent brownout.
How many independent clock sources does STM32U535VCI6Q provide for redundancy?
The MCU integrates six independent clock sources: 4–50 MHz HSE crystal oscillator, 32.768 kHz LSE RTC oscillator, 16 MHz factory-trimmed HSI RC (±1%), 32 kHz LSI RC (±5%), two auto-calibrated MSI oscillators (100 kHz–48 MHz, one trimmed by LSE), and 48 MHz HSI48 with clock recovery. These enable failover timing for safety-critical applications without external components.
STM32U535VCI6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-UFBGA
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 79
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 18x12/14b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U535VCI6Q FAQ
1.How can I place an order for STM32U535VCI6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U535VCI6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U535VCI6Q reliable?
The price and inventory of STM32U535VCI6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U535VCI6Q is usually 5 days.
3.What payment methods are accepted for STM32U535VCI6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U535VCI6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U535VCI6Q?
STM32U535VCI6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U535VCI6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U535VCI6Q?
For technical support, including STM32U535VCI6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U535VCI6Q requirements.
6.How does Aetrix verify that STM32U535VCI6Q is sourced from the original manufacturer or authorized distributors?
All STM32U535VCI6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U535VCI6Q meets industry standards.
7.What is the process for return or replacement of STM32U535VCI6Q?
All STM32U535VCI6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U535VCI6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U535VCI6Q part is unused and in its original packaging.
Return procedure for STM32U535VCI6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U535VCI6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

