STMicroelectronics STM32U535VCT6
- Part No.:
- STM32U535VCT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32U535VCT6.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,461
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U535VCT6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 240 DMIPS performance, 512 KB flash (ECC-enabled), 274 KB SRAM (64 KB with ECC), and integrated SMPS power management. It operates from 1.71–3.6 V across –40 °C to +85 °C and delivers 3.0 µA Stop 2 mode with 16-Kbyte SRAM-ideal for battery-powered IoT edge nodes requiring secure firmware updates and autonomous sensor processing.
For engineers reviewing the STM32U535VCT6 datasheet, STM32U535VCT6 pinout, STM32U535VCT6 application, or STM32U535VCT6 equivalent, key selection criteria include TrustZone-enforced peripheral isolation, LPBAM-enabled low-power peripheral autonomy in Stop 2, 14-bit 2.5-Msps ADC with hardware oversampling, CAN FD interface, and dual 12-bit DACs with sample-and-hold for analog control loops.
Technical Context
The STM32U535VCT6 implements a dual-bank flash architecture supporting read-while-write and 100 kcycle endurance, paired with ART Accelerator featuring 8-Kbyte instruction cache and 4-Kbyte data cache for zero-wait-state execution up to 160 MHz. Its FlexPowerControl architecture enables dynamic voltage scaling between LDO and SMPS regulators, with on-the-fly switching to optimize active and sleep-mode efficiency.
TrustZone security is implemented at silicon level with GTZC (Global TrustZone Controller) managing memory, peripheral, and I/O attribution across secure/non-secure worlds. Boot flow enforces root-of-trust via unique boot entry, HDP (Hide Protection Area), and SFI (Secure Firmware Installation) using embedded RSS (Root-Secure Services), enabling TF-M-based secure firmware upgrades.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, and DSP extensions-enables secure real-time control with deterministic interrupt latency. |
| Max Clock / Performance | 160 MHz / 240 DMIPS-supports high-throughput signal processing and multi-threaded RTOS workloads. |
| Flash Memory | 512 KB with ECC, 2 banks, read-while-write-allows safe over-the-air firmware updates without halting operation. |
| SRAM | 274 KB total, including 64 KB with ECC-provides robust data retention for critical variables and cryptographic keys. |
| Low-Power Modes | 90 nA Shutdown, 370 nA Standby with RTC, 3.0 µA Stop 2 with 16-KB SRAM-extends battery life in intermittent-sensing applications. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (oversampling), dual 12-bit DACs, OPAMP with PGA, ultra-low-power comparator-enables precision sensor conditioning and closed-loop analog control. |
| Security Features | TrustZone, RDP, HDP, 96-bit UID, 512-byte OTP, HASH accelerator, NIST SP800-90B TRNG-meets PSA Level 3 and SESIP certification requirements. |
| Communication Interfaces | 1× CAN FD, 4× I²C FM+, 5× USART/LPUART, 1× USB FS host/device, 1× SAI, OCTOSPI-supports mixed wired/wireless edge node connectivity and external memory expansion. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 82 fast I/Os-most 5V-tolerant, up to 14 I/Os support independent supply down to 1.08 V for mixed-voltage system interfacing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | Supports dual-regulator operation (LDO/SMPS); VDD must be ≥1.71 V for full functionality. |
| VDDA, VSSA | Analog domain supply and ground | Independent 1.62–3.6 V supply for ADC/DAC/OPAMP-ensures noise isolation from digital switching. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | 82 pins configurable as GPIO, alternate functions, or low-power wake-up sources; most tolerate 5 V inputs. |
| PC13–PC15 | RTC oscillator pins | Connect 32.768 kHz crystal for calendar RTC operation with ±20 ppm accuracy over temperature. |
| PF0–PF1 | OCTOSPI clock/data | Drive Octo-SPI interface for external NOR/NAND/DRAM-enables seamless code/data execution from external memory. |
| PD0–PD1 | USART2 TX/RX | Default LPUART interface supporting low-power asynchronous communication down to Stop 2 mode. |
| PA11/PA12 | USB_FS D+/D− | Differential USB 2.0 Full-Speed transceiver with internal PHY-eliminates need for external USB components. |
| NRST | Active-low reset input | Asynchronous reset pin with Schmitt trigger; supports external reset supervision and brown-out detection. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Enables DMA-driven peripheral chains (ADC→DMA→memory→timer) without CPU involvement-reduces active time by >90% in sensor logging. |
| FlexPowerControl with SMPS | Integrated step-down converter reduces core voltage dynamically; achieves 16.3 μA/MHz Run mode @ 3.3 V-cuts active power vs. LDO-only MCUs. |
| CORDIC + FMAC co-processors | Hardware acceleration for trigonometric and filter math-reduces FFT computation time by 4× vs. software-only on Cortex-M33. |
| Secure Firmware Installation (SFI) | Uses embedded Root-Secure Services (RSS) to validate and install signed firmware images-prevents unauthorized code execution at boot. |
| VBAT domain with backup SRAM | 2-Kbyte backup SRAM and 32×32-bit registers retain state during main power loss-preserves RTC calendar and sensor calibration data. |
| Multi-speed internal oscillators | Two auto-trimmed 100 kHz–48 MHz RC oscillators (one LSE-trimmed to ±0.25%)-eliminates need for external crystals in cost-sensitive designs. |
Applications
| Smart Utility Meter | Wearable Health Monitor |
|---|---|
Use Scenario: Battery-powered electricity/gas meter collecting pulse counts, temperature, and tamper events over 10+ years. IC Role / Device Role / Timing Role: Main MCU executing metrology algorithms, managing secure OTA updates, and maintaining RTC calendar in VBAT mode. Use Value: 90 nA Shutdown current extends battery life beyond 15 years; TrustZone isolates metrology firmware from UI stack to prevent tampering. | Use Scenario: Continuous ECG/PPG monitoring with motion artifact correction and local anomaly detection. IC Role / Device Role / Timing Role: Sensor hub aggregating analog front-end data, running CORDIC-based QRS detection, and buffering results in 64-KB ECC SRAM. Use Value: 14-bit ADC with hardware oversampling achieves <1 LSB INL for sub-mV biopotential signals; LPBAM automates ADC→DMA→filter chain in Stop 2. |
| Industrial Wireless Sensor Node | Secure Access Control Terminal |
Use Scenario: LoRaWAN node measuring vibration, humidity, and ambient light in factory environments with dust/moisture exposure. IC Role / Device Role / Timing Role: Edge AI inference engine (TinyML) performing FFT + ML classification, then transmitting alerts via CAN FD or UART-to-modem. Use Value: 274 KB SRAM hosts model weights and inference buffers; 3.0 µA Stop 2 mode enables 5-year battery life with hourly wake-ups. | Use Scenario: Door controller verifying NFC credentials, driving solenoid lock, and logging access events with tamper detection. IC Role / Device Role / Timing Role: Secure root-of-trust MCU authenticating credentials via HASH-accelerated HMAC, managing encrypted event logs in backup SRAM. Use Value: 96-bit UID + 512-byte OTP stores device-specific keys; active tampers detect enclosure breach and erase sensitive data within 10 µs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575VIT6 | Higher flash (2 MB), larger SRAM (3 MB), added crypto accelerators (AES-GCM, PKA), same LQFP100 package | Targeted at complex secure boot + TLS stack execution; requires more PCB area for thermal dissipation | Select when needing >512 KB flash for dual-bank OTA or hardware PKA for ECDSA signature verification. |
| RA4M3GDB00FHI#AC0 | Arm Cortex-M4F, 1 MB flash, 384 KB SRAM, no TrustZone, Renesas Secure Crypto Engine (not PSA-certified) | Lacks hardware-enforced secure world isolation; relies on software-defined trust boundaries | Choose only if existing Renesas toolchain investment outweighs need for PSA Level 3 certification and hardware root-of-trust. |
Compared with STM32U535VCT6, the U575 offers greater memory headroom and dedicated crypto engines for TLS offload but increases BOM cost and thermal footprint; the RA4M3 provides comparable performance without hardware TrustZone, limiting suitability for certified secure boot or firmware attestation use cases.
Availability
STM32U535VCT6 is available at Aetrix Electronics and suitable for smart utility meters, wearable health monitors, industrial wireless sensor nodes, and secure access control terminals requiring stable component supply across extended product lifecycles.
Supply support for STM32U535VCT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors since 1987.
The STM32U5 series targets ultra-low-power, secure edge computing applications-specifically engineered for battery-operated IoT devices requiring PSA-certified security, sub-µA sleep modes, and integrated analog peripherals for sensor fusion.
FAQ
What is the maximum operating frequency and associated power consumption in Run mode?
The STM32U535VCT6 achieves 160 MHz maximum clock speed with 240 DMIPS performance. At 3.3 V supply, its typical Run mode current is 16.3 µA per MHz-translating to ~2.6 mA at full speed. This value assumes active ART cache, SMPS regulator enabled, and all peripherals disabled except core logic.
Does STM32U535VCT6 support hardware-based secure boot and firmware validation?
Yes. It implements a hardware-enforced secure boot chain starting from ROM-based first-stage bootloader (FSBL), validating signed firmware images using public-key cryptography. Root-of-trust is anchored in immutable HDP (Hide Protection Area) and 96-bit UID, with SFI (Secure Firmware Installation) leveraging embedded RSS services for trusted image installation.
Can the internal SMPS replace the external DC-DC converter in battery-powered designs?
Yes-the integrated SMPS supports input voltages from 1.71 V to 3.6 V and can directly regulate VCORE down to 0.76 V. It features on-the-fly switching with LDO for transient response, eliminating need for external DC-DC in most coin-cell or Li-ion applications where board space and BOM count are constrained.
How many wake-up pins are available in Standby mode, and what is their voltage tolerance?
The STM32U535VCT6 provides 23 dedicated wake-up pins in Standby mode, all supporting standard 5 V-tolerant logic levels (up to 5.5 V). These pins retain interrupt capability even with VDD powered down, enabling reliable external event detection while consuming only 200 nA total quiescent current.
STM32U535VCT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 20x12/14b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U535VCT6 FAQ
1.How can I place an order for STM32U535VCT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U535VCT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U535VCT6 reliable?
The price and inventory of STM32U535VCT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U535VCT6 is usually 5 days.
3.What payment methods are accepted for STM32U535VCT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U535VCT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U535VCT6?
STM32U535VCT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U535VCT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U535VCT6?
For technical support, including STM32U535VCT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U535VCT6 requirements.
6.How does Aetrix verify that STM32U535VCT6 is sourced from the original manufacturer or authorized distributors?
All STM32U535VCT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U535VCT6 meets industry standards.
7.What is the process for return or replacement of STM32U535VCT6?
All STM32U535VCT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U535VCT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U535VCT6 part is unused and in its original packaging.
Return procedure for STM32U535VCT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U535VCT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

