STMicroelectronics STM32U535VEI3
- Part No.:
- STM32U535VEI3
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-UFBGA
- Datasheet:
-
STM32U535VEI3.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,898
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U535VEI3 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and integrated FPU-designed for secure, battery-constrained IoT edge nodes requiring real-time sensor fusion, cryptographic operations, and autonomous low-power peripheral operation down to Stop 2 mode. It delivers 240 DMIPS at up to 160 MHz and supports LPBAM (Low-Power Background Autonomous Mode) for DMA-driven peripheral chains without CPU wake-up.
For engineers reviewing the STM32U535VEI3 datasheet, STM32U535VEI3 pinout, STM32U535VEI3 application, or STM32U535VEI3 equivalent, key selection criteria include its 90 nA Shutdown current, dual 14-bit/12-bit ADCs with hardware oversampling, TrustZone-enforced secure boot and firmware upgrade via TF-M, and CAN FD + USB FS + Octo-SPI interface concurrency in compact LQFP100 package.
Technical Context
The STM32U535VEI3 implements a dual-bank flash architecture with ECC and read-while-write capability, enabling seamless firmware updates and secure over-the-air (OTA) patching. Its ART Accelerator includes 8-KB instruction cache and 4-KB data cache, eliminating wait states for flash execution and accelerating external memory access.
TrustZone® is deeply integrated across memory (SRAM/flash), peripherals (GPIO, I2C, SPI, FDCAN), and power domains-enabling secure world/non-secure world isolation with configurable privilege levels, securable I/Os, and hardware root-of-trust via unique boot entry and HDP (Hide Protection Area). The SMPS + LDO power system supports dynamic voltage scaling and on-the-fly switching between regulators for optimal efficiency across operating modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, and DSP extensions-enables secure real-time control with cryptographic acceleration and deterministic interrupt latency. |
| Max Clock / Performance | 160 MHz / 240 DMIPS-achieved with zero-wait-state execution via 8-KB instruction cache; supports time-critical motor control and audio processing. |
| Memory | 512 KB flash (ECC, 2-bank RWW), 274 KB SRAM (up to 64 KB with ECC)-allows concurrent firmware update and runtime data retention with error resilience. |
| Ultra-Low-Power Modes | 90 nA Shutdown, 370 nA Standby+RTC, 1.4 µA Stop 3 (16 KB SRAM retained)-enables multi-year battery life in metering and environmental sensors. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (oversampling), dual 12-bit DACs, OPAMP with PGA, ultra-low-power comparator-supports high-fidelity signal acquisition and analog front-end conditioning without external components. |
| Security Features | TrustZone, 96-bit UID, 512-byte OTP, HASH accelerator, NIST SP800-90B TRNG, Secure Firmware Installation (SFI)-meets PSA Level 3 and SESIP certification requirements for secure device identity and firmware integrity. |
| Communication Interfaces | 1× CAN FD, 1× USB FS (host/device), 4× I2C FM+, 5× USART/LPUART, 3× SPI, 1× SAI, 1× SDMMC, Octo-SPI-enables heterogeneous connectivity in industrial gateways and smart sensors. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with exposed thermal pad; 100-pin layout supporting full peripheral mapping including dual ADC inputs, multiple timer channels, TrustZone-secured GPIOs, and dedicated VDDA/VSSA analog supply pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Main power supply and ground | Supports 1.71–3.6 V operation; decoupling required per datasheet layout guidelines to maintain low-noise core and analog domains. |
| VDDA, VSSA | Analog domain power and ground | Independent 1.62–3.6 V supply for ADC/DAC/OPAMP-enables precision analog measurement without digital noise coupling. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 82 fast I/Os; most 5V-tolerant, 14 support independent 1.08–3.6 V supply-facilitates mixed-voltage interfacing with legacy sensors and logic. |
| PC13–PC15 | RTC oscillator pins | Connect 32.768 kHz crystal for calendar RTC with hardware calibration-critical for time-stamped logging in energy meters and wearables. |
| PD0–PD1 | USART2 TX/RX (alternate function) | Configurable as LPUART for sub-µA wake-up communication-enables always-on listening in battery-powered remote terminals. |
| PF0–PF1 | FDCAN_RX/FDCAN_TX | Dedicated differential CAN FD transceiver interface-supports 5 Mbps automotive and industrial fieldbus communication with built-in protocol offload. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral sequences (e.g., ADC → memory → timer trigger) while CPU remains in Stop 2-reduces active time by >90% in sensor polling loops. |
| CORDIC + FMAC co-processors | Hardware-accelerated trigonometric (sin/cos/tan) and filter math (FIR/IIR) execution-cuts firmware compute load for motor control and vibration analysis by ~70% vs. software-only. |
| Octo-SPI interface | Single 8-line interface supporting XIP (execute-in-place) from external NOR/NAND/DRAM-eliminates internal flash bottlenecks for large OTA images and firmware overlays. |
| Secure Boot + TF-M integration | Root-of-trust boot flow with immutable secure monitor, PSA Certified TF-M v1.6 support-enables certified secure firmware updates compliant with IEC 62443-3-3 SL2. |
| VBAT domain with 2 KB backup SRAM | Retains critical state (e.g., metering counters, security keys) during main power loss using coin-cell or supercap-ensures data continuity in smart utility endpoints. |
Applications
| Smart Utility Metering | Industrial Wireless Sensor Node |
|---|---|
Use Scenario: Electricity/water/gas meter with tamper detection, time-of-use billing, and LoRaWAN backhaul. IC Role / Device Role / Timing Role: Main MCU executing metrology algorithms, secure key management, RTC-based tariff switching, and low-power radio coexistence scheduling. Use Value: 370 nA Standby+RTC enables >10-year battery life; dual ADCs with hardware oversampling achieve Class 0.5 accuracy; TrustZone isolates metrology firmware from communication stack. | Use Scenario: Battery-powered vibration/temperature/humidity node in predictive maintenance systems. IC Role / Device Role / Timing Role: Autonomous sensor hub aggregating data from MEMS accelerometers, thermistors, and capacitive humidity sensors via LPBAM-triggered ADC sequences. Use Value: 1.4 µA Stop 3 mode with 16 KB SRAM retains sensor history; CORDIC computes FFT-based spectral features onboard; SHA-256 hashing secures edge AI model signatures. |
| Secure Wearable Health Monitor | Low-Power Industrial Gateway |
Use Scenario: ECG/PPG wearable with encrypted biometric storage and Bluetooth LE connectivity. IC Role / Device Role / Timing Role: Secure sensor controller managing analog front-end (OPAMP+ADC), cryptographic signing of health data, and BLE event-driven wakeup. Use Value: 90 nA Shutdown extends recharge interval; TRNG + HASH accelerator enables FIPS 140-3 compliant key generation; 5V-tolerant I/Os simplify connection to optical sensor modules. | Use Scenario: Edge gateway aggregating Modbus RTU, CAN FD, and RS-485 fieldbus data for cloud upload via cellular/Wi-Fi. IC Role / Device Role / Timing Role: Protocol translation engine with concurrent CAN FD host, UART-to-USB bridging, and secure TLS 1.3 tunneling via SecureMark™-TLS acceleration. Use Value: Dual 12-bit DACs calibrate analog outputs; 274 KB SRAM buffers burst telemetry; SMPS regulator maintains efficiency across 12–24 V input range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575VIH6 | Higher flash (2 MB), larger SRAM (1 MB), dual-core Cortex-M33 + Cortex-M0+ for asymmetric processing; adds Ethernet MAC and JPEG codec. | Targeted at richer edge AI gateways requiring vision preprocessing or network stack offload-not optimized for minimal footprint or sub-µA standby. | Select when needing >512 KB code space, hardware JPEG encode/decode, or dual-core task partitioning; avoid for cost- or size-constrained metering designs. |
| RA4M3GDB001CH#AC0 | Arm Cortex-M33 (no TrustZone), 1 MB flash, 384 KB SRAM, Renesas Secure Crypto Engine (not PSA-certified); lower ultra-low-power performance (1.8 µA Stop mode). | Designed for Japanese industrial automation with strong JIS X 61000-4-5 surge immunity; lacks LPBAM and VBAT-protected SRAM. | Consider only if regional compliance (PSE/JIS) dominates security requirements and 370 nA Standby+RTC is not mandatory. |
Compared with STM32U535VEI3, the STM32U575VIH6 trades ultra-low-power optimization for higher compute density and multimedia capability, while the RA4M3GDB001CH#AC0 offers alternative crypto acceleration but lacks TrustZone-enforced isolation and fails to match sub-µA low-power benchmarks critical for decade-long deployments.
Availability
STM32U535VEI3 is available at Aetrix Electronics and suitable for smart utility metering, industrial wireless sensor nodes, secure wearable health monitors, and low-power industrial gateways requiring stable component supply across long-lifecycle programs.
Supply support for STM32U535VEI3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32U5 series is ST's flagship ultra-low-power secure MCU line, engineered specifically for battery-operated IoT endpoints demanding PSA Certified security, multi-decade battery life, and hardware-accelerated signal processing-all within compact QFP/BGA packages.
FAQ
What is the maximum operating temperature rating for STM32U535VEI3?
The STM32U535VEI3 is qualified for industrial operation from –40 °C to +85 °C and extended operation up to +125 °C. This dual-grade specification allows deployment in harsh environments such as smart grid transformers or under-hood automotive telematics, with validated performance across the full range per DS14217 Rev 5 Section 5.3.1.
Does STM32U535VEI3 support hardware-based secure boot with public-key verification?
Yes. The device implements a hardware-rooted secure boot chain starting from immutable ROM bootloader, verifying signed firmware images using ECDSA P-256 signatures stored in protected OTP. Root-of-trust is enforced via TrustZone, HDP, and RDP level 2-fully aligned with PSA Certified Level 3 requirements per AN5402 and UM2543 documentation.
Can the STM32U535VEI3 execute code directly from external Octo-SPI memory?
Yes. The Octo-SPI interface supports XIP (execute-in-place) mode with 8-line parallel addressing, enabling zero-wait-state code execution from external NOR flash or HyperRAM. This capability is enabled via the OCTOSPI peripheral and managed by the ART Accelerator's 4-KB data cache, as confirmed in Section 3.23 and Table 135 of DS14217 Rev 5.
How many independent power domains does STM32U535VEI3 implement for ultra-low-power operation?
The STM32U535VEI3 implements three independent power domains: VCORE (digital logic), VDDA/VSSA (analog), and VBAT (backup). Each domain has dedicated regulators and retention capabilities-VCORE can be powered down to Stop modes while VDDA sustains ADC conversions and VBAT preserves RTC and 2 KB SRAM, as detailed in Section 3.9.1 and Figure 22 of DS14217 Rev 5.
STM32U535VEI3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-UFBGA
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 20x12/14b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U535VEI3 FAQ
1.How can I place an order for STM32U535VEI3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U535VEI3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U535VEI3 reliable?
The price and inventory of STM32U535VEI3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U535VEI3 is usually 5 days.
3.What payment methods are accepted for STM32U535VEI3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U535VEI3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U535VEI3?
STM32U535VEI3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U535VEI3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U535VEI3?
For technical support, including STM32U535VEI3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U535VEI3 requirements.
6.How does Aetrix verify that STM32U535VEI3 is sourced from the original manufacturer or authorized distributors?
All STM32U535VEI3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U535VEI3 meets industry standards.
7.What is the process for return or replacement of STM32U535VEI3?
All STM32U535VEI3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U535VEI3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U535VEI3 part is unused and in its original packaging.
Return procedure for STM32U535VEI3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U535VEI3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

