My Inquiry
My Account
STMicroelectronics STM32U535VEI3TR
- Part No.:
- STM32U535VEI3TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-UFBGA
- Datasheet:
-
STM32U535VEI3TR.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100UFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:4,099
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U535VEI3TR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and integrated FPU-designed for secure, battery-operated IoT edge nodes requiring real-time sensor fusion, cryptographic operations, and sub-μA standby operation. It delivers 240 DMIPS at up to 160 MHz and supports LPBAM for autonomous peripheral operation down to Stop 2 mode.
For engineers reviewing the STM32U535VEI3TR datasheet, STM32U535VEI3TR pinout, STM32U535VEI3TR application, or STM32U535VEI3TR equivalent, key selection criteria include its 90 nA Shutdown mode, TrustZone-enabled secure boot, dual 14-/12-bit ADCs with hardware oversampling, CAN FD interface, and support for SMPS + LDO power architecture in space-constrained industrial and medical wearables.
Technical Context
The device implements a dual-bank flash architecture with ECC and read-while-write capability, enabling seamless firmware updates without runtime interruption. Its ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache, allowing zero-wait-state execution from flash at 160 MHz and accelerating external memory access.
TrustZone security is enforced via Global TrustZone Controller (GTZC), enabling secure/non-secure memory partitioning, securable peripherals (e.g., RNG, HASH, OCTOSPI), and RDP-based debug protection. The low-power subsystem integrates LPDMA, LPTIMs, and autonomous ADC/DAC operation in Stop 2 mode-critical for energy harvesting and battery longevity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, and DSP extensions-enables secure real-time control with cryptographic acceleration. |
| Max Clock Speed | 160 MHz with ART Accelerator-achieves 240 DMIPS and 4.07 CoreMark®/MHz for deterministic high-throughput processing. |
| Flash Memory | 512 KB with ECC and 2-bank RWW-supports atomic firmware updates and robust code integrity in safety-critical applications. |
| SRAM | 274 KB total, including up to 64 KB with ECC-provides fault-tolerant data buffering for secure boot and runtime encryption contexts. |
| Low-Power Modes | 90 nA Shutdown, 370 nA Standby with RTC, 1.4 μA Stop 3 with 16 KB SRAM-enables multi-year battery life in wireless sensor nodes. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (oversampled), dual 12-bit DACs, OPAMP with PGA, ultra-low-power comparator-supports precision analog front-end design without external signal conditioning. |
| Security Features | TrustZone, 96-bit unique ID, 512-byte OTP, HASH accelerator, NIST SP800-90B TRNG, Secure Firmware Installation (SFI)-meets PSA Level 3 and IEC 62443 requirements. |
| Communication Interfaces | CAN FD, USB FS host/device, 5x USART/LPUART, 4x I²C FM+, 3x SPI, SAI, SDMMC, OCTOSPI-enables mixed wired/wireless connectivity in industrial gateways and medical telemetry. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 pins. Pin mapping validated per STMicroelectronics DS14217 Rev 5, Section 4.1–4.2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Independent 1.71–3.6 V domains for core, analog, and I/O-enables flexible voltage scaling and noise isolation. |
| VSS, VSSA | Ground references | Dedicated analog/digital ground planes minimize coupling noise in mixed-signal operation. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset supervision and brown-out detection. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 82 fast I/Os, most 5V-tolerant, 14 with independent 1.08–3.6 V supply-enables direct interfacing with legacy logic and low-voltage sensors. |
| PC13–PC15 | RTC oscillator pins | Support 32.768 kHz crystal for calendar RTC with hardware calibration-ensures ±5 ppm accuracy over –40 °C to +85 °C. |
| PD0–PD1 | USB_FS D+/D– | Differential full-speed USB transceiver with internal termination-eliminates need for external resistors in USB device/host implementations. |
| PF9–PF15 | OCTOSPI I/Os | Octo-SPI interface supporting x8/x4/x1 modes up to 133 MHz-enables high-bandwidth external flash/XIP for code expansion. |
| PH0–PH1 | HSE_IN/HSE_OUT | 4–50 MHz external crystal oscillator input/output-provides precise system clock source for timing-critical communication protocols. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → memory → timer → GPIO) without CPU wake-up-reduces active time by >90% in sensor polling loops. |
| FlexPowerControl with SMPS + LDO | On-the-fly switching between buck converter (efficiency >90%) and LDO (low noise) optimizes power delivery across dynamic load conditions. |
| CORDIC + FMAC co-processors | Hardware-accelerated trigonometric and filter math offloads CPU-cuts FFT computation time by 4× and enables real-time vibration analysis on sensor data. |
| Secure Root of Trust | Unique boot entry, HDP (Hide Protection Area), and embedded RSS services ensure immutable secure boot and attestation-required for PSA Certified Level 3 deployments. |
| VBAT domain with RTC + 2 KB backup SRAM | Maintains real-time clock, calendar, and critical state during main power loss-supports tamper-detection logging and graceful shutdown in smart meters. |
Applications
| Smart Utility Meter | Portable Medical Monitor |
|---|---|
Use Scenario: Battery-powered electricity/water meter collecting pulse counts, temperature, and tamper events over 10+ years. IC Role / Device Role / Timing Role: Main controller executing secure firmware, managing RTC calendar, sampling metrology ADCs, and handling PLC/RF communication stacks. Use Value: 90 nA Shutdown mode extends battery life beyond 15 years; TrustZone isolates metrology firmware from UI stack; 14-bit ADC oversampling achieves <0.1% THD for accurate energy measurement. | Use Scenario: Wearable ECG/SpO₂ monitor with Bluetooth LE telemetry, real-time arrhythmia detection, and 7-day battery life. IC Role / Device Role / Timing Role: Sensor hub aggregating analog front-end data, running ML inference on CORDIC/FMAC, and managing secure BLE pairing via TF-M. Use Value: 370 nA Standby with RTC preserves session context; LPBAM autonomously samples ECG at 1 kHz while CPU sleeps; dual 12-bit DACs drive analog front-end calibration signals. |
| Industrial Wireless Sensor Node | Secure Access Control Terminal |
Use Scenario: LoRaWAN node monitoring vibration, temperature, and humidity in factory machinery with predictive maintenance firmware. IC Role / Device Role / Timing Role: Edge AI processor executing FFT-based anomaly detection, managing CAN FD diagnostics bus, and scheduling encrypted LoRa transmissions. Use Value: 2.2 µA Stop 3 with full SRAM retains neural network weights; CAN FD interface enables firmware updates over existing fieldbus; HASH accelerator signs OTA payloads in <10 ms. | Use Scenario: Tamper-resistant door controller authenticating NFC badges, logging access events, and triggering alarms on physical intrusion. IC Role / Device Role / Timing Role: Secure root-of-trust controller validating credentials via ECDSA, managing tamper-detection GPIOs, and driving solenoid drivers through GPIO-controlled MOSFETs. Use Value: Active tampers detect case opening and erase keys in <100 ns; 512-byte OTP stores device-specific keys; TrustZone enforces strict separation between credential storage and UI firmware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575VIH6 | Higher flash (2 MB), larger SRAM (1 MB), dual OCTOSPI, no CAN FD-adds AI acceleration (AES/SHA), but lacks CAN FD and has higher BOM cost. | Better suited for vision/AI edge inference; less optimal where CAN FD diagnostics or cost-sensitive industrial fieldbus integration is required. | Select when needing >1 MB code space and AI co-processing; avoid if CAN FD or LQFP100 footprint is mandatory. |
| NXP KW39Z160VHT4 | ARM Cortex-M33, 512 KB flash, 128 KB SRAM, Bluetooth LE 5.0 radio integrated-but no TrustZone, no CAN FD, lower analog performance (12-bit ADC only). | Optimized for Bluetooth mesh nodes; lacks hardware security isolation and industrial-grade analog peripherals. | Select for Bluetooth-centric designs with minimal external RF components; avoid for applications requiring PSA Level 3 certification or CAN FD fieldbus compatibility. |
Compared with STM32U535VEI3TR, the STM32U575VIH6 offers greater memory and AI features at higher cost and complexity, while the KW39Z160VHT4 trades security and analog capability for integrated BLE-making the U535 the optimal balance of ultra-low-power operation, TrustZone assurance, and industrial interface breadth.
Availability
STM32U535VEI3TR is available at Aetrix Electronics and suitable for smart utility meters, portable medical monitors, industrial wireless sensor nodes, and secure access control terminals requiring stable component supply across multi-year production cycles.
Supply support for STM32U535VEI3TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors since 1987.
The STM32U5 series targets ultra-low-power, secure edge computing-combining Arm TrustZone, advanced power gating, and hardware crypto accelerators to enable certified IoT endpoints compliant with PSA and IEC 62443 standards.
FAQ
What is the maximum operating temperature range for STM32U535VEI3TR?
The STM32U535VEI3TR is rated for operation from –40 °C to +125 °C ambient temperature, validated per DS14217 Rev 5 Section 5.3.1. This extended range supports deployment in under-hood automotive modules, industrial motor drives, and outdoor utility infrastructure without derating.
Does STM32U535VEI3TR support USB device and host modes simultaneously?
No-STM32U535VEI3TR features a single USB full-speed controller that operates in either device or host mode, selected at runtime via software configuration. Dual-role operation requires external USB switch logic or companion ICs, as confirmed in Section 3.44 of the datasheet.
How is TrustZone security configured on this MCU?
TrustZone is enabled via the TZEN bit in the GTZC_TZCR register after reset. Configuration requires secure firmware initialization to define SAU regions, assign peripheral security attributes, and lock RDP level-detailed in Sections 3.6 and 3.8 of DS14217 Rev 5. Debug access is disabled once RDP Level 2 is set.
Can the internal SMPS be used with all supported input voltages?
Yes-the integrated SMPS supports input voltages from 1.71 V to 3.6 V and dynamically switches to LDO below 2.4 V per Section 3.9.1. Voltage scaling is managed automatically during low-power mode transitions, ensuring stable core supply across the full operating range without external PMIC intervention.
STM32U535VEI3TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-UFBGA
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 20x12/14b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U535VEI3TR FAQ
1.How can I place an order for STM32U535VEI3TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U535VEI3TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U535VEI3TR reliable?
The price and inventory of STM32U535VEI3TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U535VEI3TR is usually 5 days.
3.What payment methods are accepted for STM32U535VEI3TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U535VEI3TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U535VEI3TR?
STM32U535VEI3TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U535VEI3TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U535VEI3TR?
For technical support, including STM32U535VEI3TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U535VEI3TR requirements.
6.How does Aetrix verify that STM32U535VEI3TR is sourced from the original manufacturer or authorized distributors?
All STM32U535VEI3TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U535VEI3TR meets industry standards.
7.What is the process for return or replacement of STM32U535VEI3TR?
All STM32U535VEI3TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U535VEI3TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U535VEI3TR part is unused and in its original packaging.
Return procedure for STM32U535VEI3TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U535VEI3TR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
