STMicroelectronics STM32U535VEI6Q
- Part No.:
- STM32U535VEI6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-UFBGA
- Datasheet:
-
STM32U535VEI6Q.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,117
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U535VEI6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and integrated FPU/MPU-designed for secure, battery-constrained IoT edge nodes requiring real-time sensor fusion, cryptographic operations, and sub-μA sleep modes. It delivers 240 DMIPS at up to 160 MHz and supports LPBAM autonomous peripheral operation down to Stop 2 mode.
For engineers reviewing the STM32U535VEI6Q datasheet, STM32U535VEI6Q pinout, STM32U535VEI6Q application, or STM32U535VEI6Q equivalent, key selection criteria include its 90 nA Shutdown current, TrustZone-enabled secure boot, dual 14-/12-bit ADCs with Stop 2 autonomy, CAN FD interface, and WLCSP72 package suitability for space-constrained wearables and smart sensors.
Technical Context
The STM32U535VEI6Q implements a dual-bank flash architecture with ECC and read-while-write capability, enabling seamless firmware updates without runtime interruption. Its FlexPowerControl system integrates SMPS + LDO with on-the-fly voltage scaling and dynamic power gating across multiple low-power modes (Shutdown, Standby, Stop 2/3, Run).
TrustZone® is implemented at silicon level with GTZC (Global TrustZone Controller), securable I/Os, memory regions, and peripherals-including isolated secure/non-secure execution spaces, RDP-based debug protection, and embedded Root-Secure Services (RSS) for Secure Firmware Installation (SFI) and TF-M–based over-the-air upgrades.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, and DSP extensions-enables secure real-time control with hardware-accelerated math and isolation of critical firmware. |
| Max Clock / Performance | 160 MHz / 240 DMIPS-achieved via 8-KB instruction cache (ART Accelerator), enabling zero-wait-state execution from flash or external memory. |
| Memory | 512 KB flash (ECC, 2 banks, 100 kcycles), 274 KB SRAM (up to 64 KB with ECC)-supports robust firmware storage, data logging, and secure key storage in protected RAM. |
| Low-Power Modes | 90 nA Shutdown (23 wake-up pins), 370 nA Standby+RTC, 1.4 μA Stop 3 (16 KB SRAM retained)-enables multi-year battery life in intermittent-sensing applications. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (hardware oversampling), 12-bit 2.5-Msps ADC (autonomous in Stop 2), 2×12-bit DAC, OPAMP with PGA, ultra-low-power comparator-supports high-fidelity sensor acquisition without waking CPU. |
| Security | Hardware RNG (NIST SP800-90B compliant), HASH accelerator, 96-bit unique ID, 512-byte OTP, tamper detection, and CORDIC/FMAC co-processors-meets PSA Level 3 and SESIP certification requirements. |
| Connectivity | 1× CAN FD, 5× USART/LPUART (with LIN/IrDA/ISO7816), 4× I²C FM+, 3× SPI, 1× USB FS host/device, 1× SAI, 1× SDMMC-enables mixed wired/wireless edge node interfacing. |
Pinout & Package
STM32U535VEI6Q is packaged in a 72-ball WLCSP (3.38 × 3.38 mm, 0.4 mm pitch), optimized for ultra-compact wearable and implantable designs. The package supports 82 fast I/Os (most 5V-tolerant) and independent VDDIO supplies for 14 pins down to 1.08 V.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply / ground | 1.71–3.6 V core domain; decoupling required per datasheet layout guidelines for stable 160 MHz operation and low-noise analog performance. |
| VDDA, VSSA | Analog power supply / ground | Independent 1.62–3.6 V analog domain-critical for ADC/DAC/OPAMP accuracy; must be filtered separately from digital rails. |
| VBAT | Backup power input | Supplies RTC, 32×32-bit backup registers, and 2 KB backup SRAM during main power loss-enables timekeeping and state retention in battery-backed systems. |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up; accepts 1.65–5.5 V logic-used for external reset assertion and brown-out recovery coordination. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | 82 total GPIOs with interrupt capability; up to 14 support independent VDDIO (1.08–3.6 V), enabling direct interfacing with low-voltage sensors and logic. |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; used for field firmware recovery without debugger access. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Enables DMA-driven peripheral chains (ADC→DMA→memory→timer trigger) without CPU involvement-reduces active time by >90% in sensor polling loops. |
| FlexPowerControl with SMPS+LDO | Integrated step-down converter and LDO allow dynamic switching between efficiency-optimized (SMPS) and noise-sensitive (LDO) regulation-improves battery life while preserving analog signal integrity. |
| Secure Root-of-Trust | Unique boot entry, HDP (Hide Protection Area), and RSS (Root-Secure Services) ensure immutable secure boot and authenticated firmware installation-prevents cloning and unauthorized code injection. |
| Dual High-Speed ADCs with Stop 2 Autonomy | 14-bit ADC1 and 12-bit ADC4 both operate autonomously in Stop 2 mode-enables continuous sensor monitoring (e.g., temperature, motion) at ~3.0 µA system current without waking core. |
| CORDIC + FMAC Co-processors | Hardware acceleration for trigonometric (sin/cos/tan), vector magnitude, and FIR/IIR filtering-offloads 85%+ of math-intensive tasks from M33 core, reducing latency and power in motor control/audio preprocessing. |
Applications
| Smart Wearable Health Monitor | Industrial Wireless Sensor Node |
|---|---|
|
Use Scenario: Continuous ECG/PPG acquisition, motion tracking, and BLE transmission in a wrist-worn device with 2-week battery life. IC Role / Device Role / Timing Role: Primary MCU managing analog front-end (OPAMP+ADC), motion sensor fusion (CORDIC/FMAC), secure BLE stack, and ultra-low-power scheduling (LPTIM + LPBAM). Use Value: 90 nA Shutdown and 370 nA Standby+RTC enable multi-month shelf life; dual ADC autonomy allows heartbeat detection without CPU wake-up, extending runtime by 3.2× vs. non-LPBAM MCUs. |
Use Scenario: Battery-powered vibration/temperature/humidity node deployed in factory machinery with 10-year maintenance interval. IC Role / Device Role / Timing Role: Edge intelligence hub performing FFT-based anomaly detection (FMAC), secure OTA updates (TF-M), and CAN FD gateway to PLC networks. Use Value: TrustZone-enforced secure boot prevents firmware tampering; SMPS efficiency (92% @ 10 mA) extends battery life to 12 years; CAN FD enables deterministic 5 Mbps diagnostics reporting. |
| Secure Smart Meter Endpoint | Medical Implantable Sensor Beacon |
|
Use Scenario: Tamper-resistant electricity meter with metrology-grade sampling, encrypted data logging, and HPLC communication. IC Role / Device Role / Timing Role: Metrology controller interfacing with 24-bit sigma-delta ADC (via OCTOSPI), executing AES-256 encryption (HASH+RNG), and managing secure time-stamped log storage. Use Value: Hardware RNG (NIST SP800-90B) and 512-byte OTP enable certified key generation and storage; tamper detection pins trigger immediate memory wipe-meets IEC 62056 and UL 60730 compliance. |
Use Scenario: Subcutaneous glucose/oxygen sensor transmitting encrypted telemetry via proprietary 2.4 GHz protocol with <10-year battery life. IC Role / Device Role / Timing Role: Ultra-miniaturized sensor processor using WLCSP72 package, running low-power ADC sampling, CORDIC-based calibration, and secure packet assembly. Use Value: 3.38 × 3.38 mm WLCSP72 fits within 5 mm³ implant volume; 1.4 μA Stop 3 mode with 16 KB SRAM retains calibration data and last-read values-eliminates volatile memory refresh overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575VIQ6 | Higher memory (2 MB flash, 1 MB SRAM), dual OCTOSPI, enhanced crypto (AES-GCM, SHA-256), but larger UFBGA100 package and higher active current (17.5 µA/MHz). | Better suited for complex edge AI inference or multi-sensor fusion hubs where memory bandwidth and advanced crypto outweigh size/power constraints. | Select when >1 MB code space or GCM-mode encryption is mandatory; avoid if WLCSP footprint or sub-µA standby is critical. |
| RA4M3G20CBH#AC0 | Renesas RA4M3 with Cortex-M33, 1 MB flash, 256 KB SRAM, but no TrustZone hardware partitioning-relies on software-defined security zones and lacks HDP/RSS root-of-trust. | Appropriate for cost-sensitive industrial controls where PSA Level 2 suffices and external secure element can supplement missing hardware roots. | Choose only if BOM cost reduction is primary driver and security certification (PSA Level 3/SESIP) is not required. |
Compared with STM32U575VIQ6, the STM32U535VEI6Q trades memory capacity and crypto depth for minimal footprint and lowest standby current-making it optimal for size- and battery-limited endpoints. Against RA4M3G20CBH#AC0, it provides silicon-enforced TrustZone isolation and certified RNG, eliminating reliance on external secure elements in regulated medical or utility applications.
Availability
STM32U535VEI6Q is available at Aetrix Electronics and suitable for smart wearables, industrial wireless sensors, secure smart meters, and implantable medical devices requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32U535VEI6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs-with over 40 years of embedded systems innovation.
The STM32U5 series targets ultra-low-power secure edge computing, combining Arm TrustZone with ST's patented FlexPowerControl and LPBAM architectures to serve battery-constrained IoT, medical, and industrial applications demanding PSA-certifiable security.
FAQ
What is the maximum operating temperature range for STM32U535VEI6Q?
The STM32U535VEI6Q is rated for –40 °C to +125 °C ambient operation, validated per JEDEC JESD47 stress testing. This extended range supports deployment in under-hood automotive modules, industrial motor drives, and outdoor environmental sensors without derating.
Does STM32U535VEI6Q support hardware-based secure boot with public-key verification?
Yes-it implements a hardware-rooted secure boot chain starting from ROM-based first-stage loader, verifying signed firmware images using ECDSA-P256 with keys stored in the HDP (Hide Protection Area). Public keys are programmable only once via secure debug port with RDP Level 2 enabled.
Can the WLCSP72 package be reflow soldered using standard lead-free profiles?
Yes-the WLCSP72 (B0HK) package is qualified for IPC/JEDEC J-STD-020D-compliant reflow, with peak temperature ≤260 °C for ≤30 seconds. ST recommends stencil aperture reduction to 80% and controlled ramp rates (<2 °C/s) to prevent die cracking in ultra-thin substrates.
How does LPBAM reduce power in sensor data acquisition compared to traditional polling or interrupt-driven methods?
LPBAM configures peripherals (e.g., ADC, timers, DMA) into autonomous chains that execute without CPU intervention-even in Stop 2 mode. For example, an ADC-triggered DMA transfer to memory followed by a timer wakeup occurs at ~3.0 µA, versus ~250 µA required for CPU polling at 1 kHz, yielding >98% active power reduction.
STM32U535VEI6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-UFBGA
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 79
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 18x12/14b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U535VEI6Q FAQ
1.How can I place an order for STM32U535VEI6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U535VEI6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U535VEI6Q reliable?
The price and inventory of STM32U535VEI6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U535VEI6Q is usually 5 days.
3.What payment methods are accepted for STM32U535VEI6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U535VEI6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U535VEI6Q?
STM32U535VEI6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U535VEI6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U535VEI6Q?
For technical support, including STM32U535VEI6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U535VEI6Q requirements.
6.How does Aetrix verify that STM32U535VEI6Q is sourced from the original manufacturer or authorized distributors?
All STM32U535VEI6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U535VEI6Q meets industry standards.
7.What is the process for return or replacement of STM32U535VEI6Q?
All STM32U535VEI6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U535VEI6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U535VEI6Q part is unused and in its original packaging.
Return procedure for STM32U535VEI6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U535VEI6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

