My Inquiry
My Account
STMicroelectronics STM32U535VET6
- Part No.:
- STM32U535VET6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32U535VET6.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,448
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U535VET6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and integrated FPU-designed for secure, battery-constrained IoT edge nodes requiring real-time sensor fusion, cryptographic operations, and sub-µA sleep modes. It delivers 240 DMIPS at 160 MHz and supports LPBAM autonomous peripheral operation down to Stop 2 mode.
For engineers reviewing the STM32U535VET6 datasheet, STM32U535VET6 pinout, STM32U535VET6 application, or STM32U535VET6 equivalent, key selection criteria include TrustZone-enforced memory isolation, 90 nA Shutdown current, dual 14-/12-bit ADCs with Stop 2 autonomy, CAN FD interface, and octo-SPI external memory support.
Technical Context
The STM32U535VET6 implements a dual-bank flash architecture with ECC and read-while-write capability, enabling secure over-the-air firmware updates without runtime interruption. Its ART Accelerator includes 8-KB instruction cache and 4-KB data cache, allowing zero-wait-state execution from flash and external memories up to 160 MHz.
Power management integrates both LDO and SMPS step-down converters with dynamic voltage scaling and on-the-fly switching-critical for optimizing energy per compute cycle across active and low-power modes. The device features two independent analog domains (VDDA/VREF+), supporting simultaneous high-precision ADC conversion and DAC output with <±1 LSB INL.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, MPU, DSP extensions, and single-precision FPU-enables secure, deterministic real-time control with hardware-isolated secure/non-secure worlds. |
| Max Clock / Performance | 160 MHz / 240 DMIPS-achieved via ART Accelerator with 8-KB I-Cache; enables complex signal processing (e.g., CORDIC/FMAC) without external RAM latency penalty. |
| Memory | 512 KB flash (ECC, 2 banks, 100 kcycles), 274 KB SRAM (up to 64 KB with ECC)-supports robust firmware resilience and large buffer storage for sensor aggregation or audio streaming. |
| Low-Power Modes | 90 nA Shutdown (23 wake-up pins), 370 nA Standby + RTC, 1.4 µA Stop 3 (16 KB SRAM retained)-enables multi-year battery life in metering or environmental monitoring nodes. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (hardware oversampling), 12-bit 2.5-Msps ADC (autonomous in Stop 2), dual 12-bit DACs, OPAMP with PGA, ultra-low-power comparator-supports precision analog front-end design without external signal conditioning. |
| Connectivity | 1 CAN FD controller, 4 I²C (FM+), 5 USART/LPUART, 3 SPI, 1 USB FS host/device, 1 SAI, SDMMC, OCTOSPI-enables heterogeneous sensor network interfacing and secure bootloader communication. |
| Security | Arm TrustZone, securable I/Os/peripherals, RDP/password-protected debug, HDP boot protection, HASH accelerator, NIST SP800-90B TRNG-meets PSA Level 3 and SESIP certification prerequisites for endpoint identity and firmware integrity. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 82 fast I/Os-most 5 V-tolerant, up to 14 I/Os support independent supply down to 1.08 V for mixed-voltage system integration.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VSS, VSSA | Core/analog power and ground | Dual-domain supply enables independent noise isolation for ADC/DAC; VDDA must be ≥ VDD for guaranteed analog accuracy. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | 82 total GPIOs with interrupt capability; up to 14 support flexible VDDIO (1.08–3.6 V) for interfacing with legacy 1.8 V or 3.3 V peripherals. |
| PC13–PC15 | RTC oscillator inputs | Support 32.768 kHz crystal for calendar-grade RTC timing; PC14/PC15 also serve as VBAT backup domain I/Os. |
| PA9/PA10 | USB_FS_DM/DP | Full-speed USB 2.0 differential pair with internal transceivers-eliminates need for external PHY in cost-sensitive embedded hosts. |
| PD0/PD1 | OSC_IN/OSC_OUT | 4–50 MHz external crystal input for main system clock; supports auto-calibration via internal 16 MHz RC reference. |
| NRST | Active-low reset | Asynchronous reset input with internal pull-up; compatible with open-drain reset supervisors and manual push-button circuits. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → memory → timer → GPIO) without CPU wake-up-reduces active time by >90% in periodic sensing tasks. |
| FlexPowerControl with SMPS + LDO | Dynamic switch between SMPS (high-efficiency) and LDO (low-noise) based on load and noise sensitivity-optimizes PSRR for analog subsystems while maintaining <1.5 µA quiescent current. |
| CORDIC + FMAC co-processors | Hardware acceleration for trigonometric, hyperbolic, and filter coefficient computation-cuts FFT-based vibration analysis latency by 4× vs. software-only M33 execution. |
| Secure Firmware Installation (SFI) | Root-secure services (RSS) validate signed firmware images before loading into protected flash-prevents unauthorized code injection during field updates. |
| Octo-SPI interface | Single 8-line bus supporting XIP (execute-in-place) from external NOR/NAND/DRAM-expands effective code space beyond 512 KB flash without performance penalty. |
Applications
| Smart Utility Metering | Industrial Predictive Maintenance Sensor |
|---|---|
Use Scenario: Battery-powered gas/water meter with ultrasonic flow sensing, tamper detection, and LoRaWAN backhaul. IC Role / Device Role / Timing Role: Primary MCU executing metrology algorithms, managing secure OTA updates, and coordinating ultra-low-power wake-up cycles synchronized to RTC alarm. Use Value: 90 nA Shutdown current extends 10-year battery life; dual ADCs capture differential pressure and temperature simultaneously with 14-bit resolution and hardware oversampling. | Use Scenario: Vibration and temperature node mounted on rotating machinery, transmitting FFT features via BLE or NB-IoT. IC Role / Device Role / Timing Role: Real-time signal processor running CORDIC-accelerated FFT and FMAC-based digital filtering, triggered by LPTIM-based sampling intervals. Use Value: 240 DMIPS + co-processors enable 10 kHz sampling and spectral analysis within 2 ms; Stop 2 autonomy allows ADC acquisition without waking CPU. |
| Secure Access Control Terminal | Medical Wearable Monitor |
Use Scenario: Contactless credential reader with biometric verification, encrypted local storage, and TLS-secured cloud sync. IC Role / Device Role / Timing Role: Secure root-of-trust MCU handling PKI certificate validation, AES-256 encryption, and TrustZone-isolated key storage. Use Value: HASH accelerator + TRNG meets NIST SP800-90B entropy requirements; securable I/Os prevent side-channel probing of touch or NFC interfaces. | Use Scenario: ECG/PPG patch continuously monitoring heart rate variability and motion artifacts, with adaptive sampling and local anomaly detection. IC Role / Device Role / Timing Role: Ultra-low-power sensor hub aggregating analog front-end data, performing real-time QRS detection, and compressing telemetry for Bluetooth LE transmission. Use Value: 370 nA Standby + RTC enables 7-day battery life; OPAMP with PGA conditions weak bio-potential signals; TSC supports capacitive electrode contact detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575VIT6 | Higher flash (2 MB), larger SRAM (1 MB), added crypto accelerators (AES-GCM, SHA-256), no octo-SPI; same LQFP100 package. | Targeted at applications requiring full TLS stack offload and larger firmware images (e.g., gateway-class devices). | Select when cryptographic throughput or firmware size exceeds STM32U535VET6 capacity-trade higher BOM cost for reduced software overhead. |
| NXP KW38Z169VHT4 | ARM Cortex-M0+ core, no TrustZone, lower performance (48 MHz), integrated BLE radio, smaller flash (512 KB), no octo-SPI or CORDIC. | Optimized for BLE beaconing and simple sensor-to-cloud use cases where radio integration outweighs compute/security needs. | Select only if BLE SoC integration eliminates need for external radio and security requirements are limited to basic encryption. |
Compared with STM32U535VET6, the STM32U575VIT6 offers greater firmware headroom and hardware crypto acceleration but lacks octo-SPI for external memory expansion; the KW38Z169VHT4 provides integrated BLE but sacrifices TrustZone, FPU, and ultra-low-power precision analog capability-making it unsuitable for secure, sensor-fusion-intensive designs.
Availability
STM32U535VET6 is available at Aetrix Electronics and suitable for smart utility metering, industrial predictive maintenance sensors, secure access terminals, and medical wearable monitors requiring stable component supply across multi-year production lifecycles.
Supply support for STM32U535VET6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, analog, and MEMS technologies for industrial, automotive, and consumer markets.
The STM32U5 series is ST's flagship ultra-low-power secure MCU line, designed specifically for battery-operated IoT endpoints demanding PSA Certified Level 3 security, sub-microamp sleep currents, and real-time signal processing without external co-processors.
FAQ
What is the maximum operating temperature range for STM32U535VET6?
The STM32U535VET6 is rated for operation from –40 °C to +125 °C ambient temperature, validated per JEDEC JESD22-A108. This extended range supports deployment in harsh industrial environments such as motor control cabinets or outdoor utility enclosures without thermal derating.
Does STM32U535VET6 support external memory interfaces beyond octo-SPI?
No-octo-SPI is the sole dedicated high-speed external memory interface. While FSMC is not implemented, the octo-SPI controller supports XIP from serial NOR/NAND and HyperRAM, achieving up to 133 MHz DDR bandwidth. Parallel memory expansion requires external logic or FPGA bridging.
How does TrustZone implementation differ between STM32U535VET6 and earlier STM32L5 devices?
The STM32U535VET6 uses a hardened Global TrustZone Controller (GTZC) with expanded peripheral attribution granularity-including individual timer channels and ADC instances-whereas STM32L5 assigns TrustZone protection at the peripheral block level only, limiting fine-grained secure peripheral sharing in mixed-world applications.
Can the 14-bit ADC operate autonomously in Stop 2 mode with full 2.5-Msps sampling?
No-the 14-bit ADC (ADC1) operates at full 2.5-Msps only in Run and Sleep modes. In Stop 2, only the 12-bit ADC (ADC4) retains autonomous operation at up to 2.5-Msps with hardware oversampling, delivering 14-bit effective resolution while maintaining sub-µA system current.
STM32U535VET6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 20x12/14b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U535VET6 FAQ
1.How can I place an order for STM32U535VET6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U535VET6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U535VET6 reliable?
The price and inventory of STM32U535VET6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U535VET6 is usually 5 days.
3.What payment methods are accepted for STM32U535VET6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U535VET6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U535VET6?
STM32U535VET6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U535VET6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U535VET6?
For technical support, including STM32U535VET6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U535VET6 requirements.
6.How does Aetrix verify that STM32U535VET6 is sourced from the original manufacturer or authorized distributors?
All STM32U535VET6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U535VET6 meets industry standards.
7.What is the process for return or replacement of STM32U535VET6?
All STM32U535VET6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U535VET6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U535VET6 part is unused and in its original packaging.
Return procedure for STM32U535VET6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U535VET6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
