STMicroelectronics STM32U545CET6
- Part No.:
- STM32U545CET6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM32U545CET6.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,355
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U545CET6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and hardware crypto accelerators (AES, PKA, HASH, RNG). It delivers 240 DMIPS at up to 160 MHz, supports LPBAM autonomous peripheral operation down to Stop 2 mode, and operates from 1.71 V to 3.6 V across –40 °C to +125 °C - enabling use in battery-powered industrial sensors and secure edge nodes.
For engineers reviewing the STM32U545CET6 datasheet, STM32U545CET6 pinout, STM32U545CET6 application, or STM32U545CET6 equivalent, key selection criteria include TrustZone-enabled secure boot, sub-µA low-power modes (90 nA Shutdown), Octo-SPI interface for encrypted external memory, dual 14-/12-bit ADCs with Stop 2 autonomy, and CAN FD + USB FS connectivity for mixed-signal IoT endpoints.
Technical Context
The STM32U545CET6 integrates an Arm Cortex-M33 core with MPU, FPU, and TrustZone isolation, paired with ART Accelerator (8 KB I-cache, 4 KB D-cache) enabling zero-wait-state execution at 160 MHz. Its FlexPowerControl architecture implements seven low-power modes - including 90 nA Shutdown and 370 nA Standby with RTC - managed via embedded LDO and SMPS with dynamic voltage scaling.
Security is implemented at silicon level: SESIP3/PSA Level 3 certified, with securable I/Os, memories, and peripherals; Root of Trust via unique boot entry and HDP; Secure Firmware Installation (SFI); and on-the-fly Octo-SPI decryption. Analog subsystem includes two independent ADCs (14-bit @ 2.5 Msps, 12-bit @ 2.5 Msps autonomous in Stop 2), dual DACs, OPAMP with PGA, and ultra-low-power comparator.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU - enables secure, deterministic real-time control with hardware-isolated secure/non-secure worlds. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports high-throughput signal processing and real-time protocol stacks without external co-processors. |
| Memory | 512 KB flash (ECC, RWW, 100 kcycles), 274 KB SRAM (up to 64 KB with ECC) - ensures data integrity and concurrent firmware updates. |
| Low-Power Modes | 90 nA Shutdown, 370 nA Standby w/RTC, 1.4 µA Stop 3 w/16 KB SRAM - extends battery life to years in metering and sensor applications. |
| Crypto Acceleration | Dual AES coprocessors (one DPA-resistant), PKA, HASH, NIST SP800-90B TRNG - offloads TLS handshake, secure boot, and firmware signing in under 10 ms. |
| Analog Peripherals | 14-bit ADC @ 2.5 Msps + 12-bit ADC autonomous in Stop 2, 2× DAC, OPAMP+PGA, comparator - enables high-fidelity sensor acquisition with minimal active power. |
| Connectivity | CAN FD, USB FS (host/device), 5× USART/LPUART, 4× I²C FM+, 3× SPI, SAI, SDMMC - supports multi-protocol fieldbus integration and audio/data streaming. |
Pinout & Package
LQFP48 (7 × 7 mm, 0.5 mm pitch) package with 42 user I/Os, 3 dedicated power/ground pins, and 5 dedicated supply domains (VDD, VDDA, VSSA, VREF+, VBAT). Pin functions validated per DS14216 Rev 5 Section 4.2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Main digital supply and ground | Supports 1.71–3.6 V operation; decoupling required per layout guidelines for noise immunity in mixed-signal systems. |
| VDDA, VSSA | Analog domain supply and ground | Independent analog rail isolates ADC/DAC/OPAMP performance from digital switching noise. |
| VREF+ | Analog reference input | Enables precise ratiometric measurements; accepts external reference or internal VREFINT (1.2 V ±1%). |
| VBAT | Backup domain supply | Retains RTC, 32×32-bit backup registers, and 2 KB backup SRAM during main power loss. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE7 | General-purpose I/Os | Up to 82 fast I/Os; most 5 V-tolerant; 14 support independent 1.08–3.6 V supply for mixed-voltage interfacing. |
| NRST | Active-low reset input | Asynchronous reset with Schmitt trigger; compatible with push-button or supervisor IC assertion. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, flash, or SRAM); sampled at reset release. |
| SWDIO / SWCLK | Debug interface signals | Enable serial-wire debug (SWD) for programming and real-time trace without JTAG pins. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Permits DMA-driven peripheral chains (e.g., ADC → memory → timer → GPIO) without CPU wake-up - reduces active time by >90% in sensor polling loops. |
| TrustZone + Secure Boot | Hardware-enforced isolation between secure firmware (SFI, crypto keys, root cert) and non-secure application - prevents firmware tampering and side-channel leakage. |
| Octo-SPI with OTFDEC | Direct execution from encrypted external flash via on-the-fly decryption - eliminates need for RAM-based code staging and expands effective code space beyond 512 KB. |
| Stop 2 Autonomous ADC | 12-bit ADC continues sampling and storing results to SRAM while CPU and most clocks are halted - enables ultra-low-power periodic sensing (e.g., hourly temperature logging). |
| SMPS + LDO Dual Regulator | Integrated step-down converter (SMPS) with LDO fallback allows dynamic switching between highest efficiency (SMPS) and lowest noise (LDO) based on analog/peripheral activity. |
Applications
| Smart Utility Meter | Secure Industrial Sensor Node |
|---|---|
Use Scenario: Battery-powered electricity/water/gas meter with metrology, tamper detection, and wireless backhaul. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing secure OTA updates, and coordinating RF transceiver timing via LPTIM-triggered wake-up. Use Value: 90 nA Shutdown and 370 nA Standby with RTC enable >15-year battery life; TrustZone protects tariff tables and billing logic from physical attack. | Use Scenario: Wireless vibration/temperature/pressure node deployed in hazardous or remote locations. IC Role / Device Role / Timing Role: Real-time sensor fusion hub with autonomous ADC sampling, CORDIC-based FFT preprocessing, and CAN FD reporting to gateway. Use Value: LPBAM enables continuous sensor acquisition at <2 µA average current; dual ADCs allow simultaneous analog channel capture without CPU overhead. |
| Medical Wearable Monitor | Automotive Body Control Module (BCM) |
Use Scenario: ECG/PPG patch with clinical-grade signal chain, Bluetooth LE, and secure patient data storage. IC Role / Device Role / Timing Role: Signal processor running adaptive filtering (FMAC), HR/HRV analysis, and encrypted BLE packet generation with precise timing via SAI and LPTIM. Use Value: 14-bit ADC @ 2.5 Msps captures high-fidelity bio-signals; hardware crypto (AES/PKA) meets HIPAA-compliant data-at-rest requirements. | Use Scenario: Low-power door module handling window lift, mirror fold, seat position, and LIN communication. IC Role / Device Role / Timing Role: Central BCM MCU managing PWM motor drivers, capacitive touch (TSC), LIN transceivers, and wake-on-LIN event detection. Use Value: 82 5 V-tolerant I/Os simplify direct connection to switches/sensors; CAN FD supports diagnostics and firmware updates over vehicle network. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Higher pin count (144 LQFP/UFBGA), 2 MB flash, dual OCTOSPI, no USB FS - adds Ethernet MAC and larger crypto engine. | Targeted at gateway-class devices requiring local protocol bridging (e.g., Modbus-to-Matter) and larger secure firmware images. | Select when >1 MB flash, dual external memory interfaces, or Ethernet are required - not a drop-in replacement due to pinout and peripheral differences. |
| NXP LPC55S69JBD100 | Arm Cortex-M33, 640 KB flash, 320 KB SRAM, no TrustZone-certified boot ROM, lower ULPMark-CP (382 vs 464). | Cost-sensitive industrial HMI with basic crypto; lacks PSA Level 3 certification and on-the-fly external memory decryption. | Choose for simpler security needs and lower BOM cost - but requires external secure element for TLS root-of-trust and lacks LPBAM-level peripheral autonomy. |
Compared with STM32U545CET6, the STM32U575ZIT6 offers expanded memory and connectivity for gateway roles, while the LPC55S69JBD100 trades certification depth and ultra-low-power autonomy for cost reduction - making the U545CET6 optimal for compact, certified, battery-constrained edge nodes.
Availability
STM32U545CET6 is available at Aetrix Electronics and suitable for smart utility meters, secure industrial sensor nodes, medical wearables, and automotive body control modules requiring stable component supply, long-term lifecycle assurance, and full traceability.
Supply support for STM32U545CET6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, MEMS, and analog components for industrial, automotive, and consumer markets.
The STM32U5 series targets ultra-low-power, security-critical edge applications - combining Arm TrustZone, PSA-certified firmware, and sub-µA power states to enable decade-long battery operation in certified IoT endpoints.
FAQ
What is the maximum operating temperature rating for STM32U545CET6?
The STM32U545CET6 is qualified for operation from –40 °C to +125 °C ambient temperature, meeting industrial and extended-temperature automotive requirements. This rating applies to all LQFP48 variants and is verified per JEDEC JESD22-A108 and ST's internal qualification standards.
Does STM32U545CET6 support USB device mode with CDC ACM class?
Yes, the integrated USB Full-Speed controller supports device mode with CDC ACM (Abstract Control Model) class out-of-the-box using ST's official USB Device Library (UM2389). The peripheral operates independently in Run and Stop modes, enabling reliable host-computer communication for configuration and telemetry.
How many wake-up pins are available in Shutdown mode?
The STM32U545CET6 provides 23 dedicated wake-up pins in Shutdown mode - all GPIOs except those in the VDDIO2 domain (PB12–PB15, PC12–PC15, PD12–PD15, PE12–PE15) and NRST. Each supports configurable edge sensitivity and can trigger exit from 90 nA Shutdown within 5 µs.
Is the 14-bit ADC capable of oversampling in Stop 2 mode?
No - only the 12-bit ADC4 supports autonomous operation and hardware oversampling in Stop 2 mode. The 14-bit ADC1 requires CPU presence and higher clock domains, limiting its use to Run, Sleep, or Stop 0/1 modes. This distinction is documented in Section 3.25.2 of DS14216 Rev 5.
STM32U545CET6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 37
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 11x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U545CET6 FAQ
1.How can I place an order for STM32U545CET6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U545CET6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U545CET6 reliable?
The price and inventory of STM32U545CET6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U545CET6 is usually 5 days.
3.What payment methods are accepted for STM32U545CET6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U545CET6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U545CET6?
STM32U545CET6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U545CET6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U545CET6?
For technical support, including STM32U545CET6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U545CET6 requirements.
6.How does Aetrix verify that STM32U545CET6 is sourced from the original manufacturer or authorized distributors?
All STM32U545CET6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U545CET6 meets industry standards.
7.What is the process for return or replacement of STM32U545CET6?
All STM32U545CET6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U545CET6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U545CET6 part is unused and in its original packaging.
Return procedure for STM32U545CET6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U545CET6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

