Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

STMicroelectronics STM32U545CET6Q

Name: STM32U545CET6Q
Brand: STMicroelectronics
SKU: STM32U545CET6Q
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32U545CET6Q

Manufacturer:: STMicroelectronics

Category:: Microcontrollers

Package:: 48-LQFP

Datasheet:: STM32U545CET6Q.pdf

Description:: IC MCU 32BIT 512KB FLASH 48LQFP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:241

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32U545CET6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and hardware crypto accelerators (AES, PKA, HASH, RNG). It delivers 240 DMIPS at up to 160 MHz, supports LPBAM autonomous peripheral operation down to Stop 2 mode, and operates from 1.71 V to 3.6 V across –40 °C to +125 °C - deployed in battery-powered industrial sensors and secure IoT edge nodes.

For engineers reviewing the STM32U545CET6Q datasheet, STM32U545CET6Q pinout, STM32U545CET6Q application, or STM32U545CET6Q equivalent, key selection criteria include TrustZone-enabled secure boot, sub-µA low-power modes (90 nA Shutdown), Octo-SPI on-the-fly decryption, PSA Level 3/SESIP3 certification, and dual ADC/DAC with analog co-processing for sensor fusion.

Technical Context

The STM32U545CET6Q integrates an Arm Cortex-M33 core with MPU, FPU, and TrustZone, coupled with ART Accelerator (8-KB instruction cache, 4-KB data cache) enabling zero-wait-state execution at 160 MHz. Its power architecture combines embedded LDO and SMPS with dynamic voltage scaling and switch-on-the-fly capability.

Security is implemented via hardware root of trust, secure hide protection area (HDP), unique boot entry, and dedicated peripherals including two DPA-resistant AES coprocessors, public key accelerator (PKA), and on-the-fly Octo-SPI decryption (OTFDEC). The device supports secure firmware installation (SFI) and upgrade via TF-M.

Key Specifications

Parameter	Value and Actual Design Meaning
Core	Arm Cortex-M33 with TrustZone, FPU, MPU - enables secure real-time control with isolated secure/non-secure worlds and deterministic DSP math.
Max Clock / Performance	160 MHz / 240 DMIPS - achieves full-speed operation with ART cache, supporting high-throughput sensor processing and USB FS host/device stacks.
Memory	512 KB flash (ECC, RWW), 274 KB SRAM (up to 64 KB with ECC) - ensures reliable code storage, runtime resilience, and secure data retention in tamper-aware applications.
Low-Power Modes	90 nA Shutdown, 370 nA Standby+RTC, 1.4 µA Stop 3 (16 KB SRAM) - extends battery life in always-on edge devices without sacrificing wake-up responsiveness.
Crypto Acceleration	Dual AES (one DPA-resistant), PKA, HASH, TRNG (NIST SP800-90B), OTFDEC - offloads TLS handshake, secure boot verification, and encrypted external memory access from CPU.
Analog Peripherals	14-bit 2.5-Msps ADC (oversampling), dual 12-bit DAC, OPAMP with PGA, ultra-low-power comparator - enables high-fidelity sensor signal conditioning with minimal external components.
Connectivity	1x CAN FD, 1x USB FS (host/device), 4x I²C FM+, 5x USART/LPUART, 3x SPI, SAI, SDMMC - supports mixed wired/wireless edge node communication with legacy and low-power protocols.

Pinout & Package

LQFP48 (7 × 7 mm, 0.5 mm pitch) package with 42 user I/Os, 3.3 V tolerant (most pins), and independent supply support for up to 14 I/Os down to 1.08 V - optimized for compact industrial and portable designs requiring robust ESD immunity and thermal efficiency.

Pin/Terminal	Circuit Role	Design Meaning
VDD, VSS	Core power supply / ground	1.71–3.6 V main domain; decoupling required per datasheet layout guidelines to maintain stability in low-power modes.
VDDA, VSSA	Analog power supply / ground	Independent 1.71–3.6 V analog domain - isolates ADC/DAC/OPAMP noise from digital switching transients.
VBAT	Backup power input	Supplies RTC, 32×32-bit backup registers, and 2 KB backup SRAM during main power loss - enables timekeeping and state retention.
NRST	Active-low reset input	Asynchronous reset pin with internal pull-up; accepts external reset sources or debugger-initiated reset sequences.
BOOT0	Boot mode selection	High at power-up selects system memory bootloader; used for field firmware recovery or initial programming via UART/USB.
PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE15	General-purpose I/Os	Up to 42 configurable GPIOs with interrupt capability; most are 5 V-tolerant and support multiple alternate functions (USART, SPI, I²C, etc.).

Key Features

Feature	Design Value
FlexPowerControl with LPBAM	Enables DMA-driven peripheral autonomy (e.g., ADC→DMA→memory) while CPU remains in Stop 2 - eliminates polling overhead and reduces active time by >60% in sensor logging.
TrustZone + Secure Boot	Hardware-enforced isolation between secure firmware (TF-M compliant) and non-secure application - prevents unauthorized code injection and ensures verified boot chain integrity.
Octo-SPI OTFDEC	Decrypts external XIP flash contents transparently during read access - allows secure storage of firmware images outside internal flash without performance penalty.
CORDIC + FMAC	Accelerates trigonometric (sin/cos/tan) and filter coefficient computations - cuts motor control loop latency by ~40% vs. software-only implementation.
Ultra-Low-Power Analog	12-bit ADC4 operates autonomously in Stop 2 mode with hardware oversampling - captures temperature/pressure data continuously at <1 µA total system current.

Applications

Industrial Wireless Sensor Node

Secure Smart Metering Endpoint

Use Scenario: Battery-powered vibration/temperature sensor transmitting encrypted telemetry over LoRaWAN every 15 minutes.

IC Role / Device Role / Timing Role: Main controller executing sensor acquisition, AES-CTR encryption, and LoRa modulation stack; RTC triggers periodic wake-up and timestamping.

Use Value: 90 nA Shutdown mode extends 2xAA battery life beyond 10 years; LPBAM automates ADC sampling and DMA transfer without CPU intervention.

Use Scenario: Electricity meter with tamper detection, secure firmware updates, and HPLC communication over powerline.

IC Role / Device Role / Timing Role: Trusted execution environment for metrology calculations, secure key management, and OTA update validation using TF-M and PSA-certified services.

Use Value: SESIP3/PSA Level 3 certification satisfies utility-grade security mandates; active tampers detect enclosure breach and erase sensitive keys.

Medical Wearable Monitor

Asset Tracking Beacon

Use Scenario: ECG/PPG patch collecting biometric data, performing local arrhythmia detection, and uploading anonymized results via BLE.

IC Role / Device Role / Timing Role: Real-time signal processing hub with CORDIC/FMAC acceleration for QRS detection; secure storage of patient identifiers in ECC-protected SRAM.

Use Value: Dual 12-bit DACs drive analog front-end biasing; ultra-low-power comparators enable fast wake-on-heartbeat detection (<2 µA active current).

Use Scenario: GPS/GNSS tracker reporting location every 6 hours using NB-IoT, with motion-triggered high-frequency reporting.

IC Role / Device Role / Timing Role: System-on-chip managing GNSS acquisition, cellular modem control, motion sensing (via LPTIM + GPIO), and secure credential storage.

Use Value: 370 nA Standby+RTC enables multi-year operation on CR2032; CAN FD interface supports vehicle diagnostics integration when docked.

Equivalent & Alternatives

The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STM32U575ZIT6	Higher pin count (144-pin LQFP/UFBGA), 2 MB flash, 1 MB SRAM, dual-core (Cortex-M33 + Cortex-M0+), additional crypto engines.	Targeted at complex HMI, gateway, or multi-sensor fusion systems requiring larger memory and asymmetric processing.	Select when needing >512 KB flash, dual-core partitioning, or integrated display interface (LTDC); not drop-in compatible due to pinout and power sequencing differences.
NXP KW38	ARM Cortex-M4F, no TrustZone, BLE 5.0 radio integrated, 512 KB flash, 128 KB SRAM, lower crypto acceleration (no PKA/OTFDEC).	Optimized for Bluetooth LE endpoint devices where RF integration outweighs external memory security requirements.	Choose only if BLE SoC integration eliminates need for external transceiver and security requirements are limited to basic AES-GCM; lacks PSA Level 3 certification and secure boot root-of-trust.

Compared with STM32U545CET6Q, STM32U575ZIT6 offers greater scalability for future-proofed designs but requires PCB redesign, while KW38 trades hardware security depth for integrated wireless - making STM32U545CET6Q optimal for cost-constrained, certified secure edge nodes with external connectivity.

Availability

STM32U545CET6Q is available at Aetrix Electronics and suitable for industrial sensor nodes, secure smart meters, medical wearables, and asset tracking beacons requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for STM32U545CET6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.

The STM32U5 series targets ultra-low-power, security-critical embedded applications - engineered to meet PSA Certified Level 3 and SESIP3 requirements while delivering best-in-class energy efficiency for battery-operated edge intelligence.

FAQ

What is the maximum operating temperature range for STM32U545CET6Q?

The STM32U545CET6Q is qualified for operation from –40 °C to +125 °C ambient temperature, validated per JEDEC JESD47 stress testing standards. This extended range supports deployment in under-hood automotive modules, industrial PLCs, and outdoor metering enclosures without derating.

Does STM32U545CET6Q support external memory interfaces beyond Octo-SPI?

No - the device supports only one Octo-SPI interface (OCTOSPI1) for external memory expansion. It does not include Quad-SPI, HyperBus, or parallel NOR/NAND controllers. External code/data must be accessed via OCTOSPI1 with optional on-the-fly decryption (OTFDEC) enabled.

How many independent power domains does STM32U545CET6Q implement?

The MCU implements three independent power domains: VDD/VSS (digital core), VDDA/VSSA (analog), and VBAT (backup). Each has dedicated regulators, monitoring circuits, and isolation - enabling precise analog measurement during low-power states and RTC operation during main power loss.

Can the CORDIC and FMAC units operate concurrently with CPU execution?

Yes - both CORDIC and FMAC are fully asynchronous hardware accelerators accessible via dedicated APB bus interfaces. They execute independently of the Cortex-M33 core, allowing simultaneous trigonometric computation (e.g., motor phase angle) and digital filtering (e.g., ECG noise suppression) without CPU stalls or DMA arbitration delays.

STM32U545CET6Q Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 48-LQFP

Series:: STM32U5

Packaging:: Tray

Product Status:: Active

Programmable:: -

Core Processor:: ARM® Cortex®-M33

Core Size:: 32-Bit

Speed:: 160MHz

Connectivity:: CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG

Peripherals:: Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT

Number of I/O:: 33

Program Memory Size:: 512KB (512K x 8)

Program Memory Type:: FLASH

EEPROM Size:: -

RAM Size:: 274K x 8

Voltage - Supply (Vcc/Vdd):: 1.71V ~ 3.6V

Data Converters:: A/D 10x12/14b SAR; D/A 2x12b

Oscillator Type:: External, Internal

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:

STM32U545CET6Q FAQ

1.How can I place an order for STM32U545CET6Q through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32U545CET6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32U545CET6Q reliable?

The price and inventory of STM32U545CET6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U545CET6Q is usually 5 days.

3.What payment methods are accepted for STM32U545CET6Q?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U545CET6Q transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32U545CET6Q?

STM32U545CET6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32U545CET6Q order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32U545CET6Q?

For technical support, including STM32U545CET6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U545CET6Q requirements.

6.How does Aetrix verify that STM32U545CET6Q is sourced from the original manufacturer or authorized distributors?

All STM32U545CET6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U545CET6Q meets industry standards.

7.What is the process for return or replacement of STM32U545CET6Q?

All STM32U545CET6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U545CET6Q, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32U545CET6Q part is unused and in its original packaging.

Return procedure for STM32U545CET6Q:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…