STMicroelectronics STM32U545CEU6
- Part No.:
- STM32U545CEU6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-UFQFN Exposed Pad
- Datasheet:
-
STM32U545CEU6.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 48UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:3,210
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U545CEU6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and hardware crypto accelerators (AES, PKA, HASH, RNG). It delivers 240 DMIPS at up to 160 MHz, supports LPBAM autonomous peripheral operation down to Stop 2 mode, and targets secure, battery-constrained IoT edge nodes requiring real-time sensing and encrypted wireless telemetry.
For engineers reviewing the STM32U545CEU6 datasheet, STM32U545CEU6 pinout, STM32U545CEU6 application, or STM32U545CEU6 equivalent, key selection criteria include its 90 nA Shutdown mode, PSA Level 3/SESIP3 certification, dual 14-/12-bit ADCs with Stop 2 autonomy, Octo-SPI on-the-fly decryption, and 82 GPIOs with 5V tolerance - critical for industrial sensor hubs and medical wearables demanding long runtime and firmware integrity.
Technical Context
The STM32U545CEU6 integrates an Arm Cortex-M33 core with TrustZone-enabled memory and peripheral isolation, MPU, FPU, and DSP extensions. Its ART Accelerator includes 8 KB instruction cache and 4 KB data cache, enabling zero-wait-state execution from flash and external memories at 160 MHz.
Power architecture combines embedded LDO and SMPS step-down converter with dynamic voltage scaling and switch-on-the-fly capability. Low-power modes are hierarchically structured: Shutdown (90 nA), Standby (200 nA), Stop 3 (1.4 µA with 16 KB SRAM), and Run mode (16.3 µA/MHz @ 3.3 V), all validated across –40 °C to +125 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, and DSP extensions - enables secure, deterministic real-time control with cryptographic isolation. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports high-throughput signal processing in battery-powered edge AI inference nodes. |
| Memory | 512 KB flash (ECC, RWW, 100 kcycles) + 274 KB SRAM (up to 64 KB with ECC) - ensures firmware resilience and data integrity in harsh environments. |
| Low-Power Modes | 90 nA Shutdown, 200 nA Standby, 1.4 µA Stop 3 (16 KB SRAM) - extends coin-cell battery life to multi-year operation in remote sensors. |
| Crypto Acceleration | Dual AES coprocessors (one DPA-resistant), PKA, HASH, TRNG (NIST SP800-90B), HUK - enables TLS 1.3 handshake in <100 ms without CPU load. |
| Analog Peripherals | 14-bit ADC @ 2.5 Msps (hardware oversampling), 12-bit ADC autonomous in Stop 2, 2× DAC, OPAMP+PGA, COMP - supports precision analog front-end for condition monitoring. |
| Security Certification | PSA Certified Level 3 & SESIP3 Assurance Target - meets baseline requirements for certified secure boot and firmware update in regulated medical devices. |
Pinout & Package
STM32U545CEU6 is housed in a 48-pin UFQFPN package (7 × 7 mm, 0.5 mm pitch), optimized for space-constrained PCB layouts in portable and wearable applications. The package supports reflow soldering and provides thermal performance suitable for continuous operation at +125 °C ambient.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O power supplies | Independent 1.71–3.6 V domains enable mixed-signal precision and 5V-tolerant GPIO interfacing without level shifters. |
| VBAT | Backup power supply | Powers RTC, 32×32-bit backup registers, and 2 KB backup SRAM during main power loss - maintains timekeeping and state across brownouts. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external push-button or supervisor ICs for robust system initialization. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 82 fast GPIOs; most 5V-tolerant, 14 support independent 1.08–3.6 V supply - simplifies interface to legacy peripherals and diverse sensors. |
| PC13–PC15 | RTC oscillator pins | Connect 32.768 kHz crystal for hardware calendar and sub-second timing accuracy in battery-backed operation. |
| PF0–PF1 | Octo-SPI clock/data | Drive external Octo-SPI flash with on-the-fly decryption - enables secure code execution directly from external memory. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Enables DMA-driven peripheral chains (ADC→DMA→memory) while CPU sleeps in Stop 2 - eliminates wake-up latency for periodic sensor sampling. |
| TrustZone + GTZC | Hardware-enforced separation of secure/non-secure firmware, memory, and peripherals - isolates bootloader, crypto keys, and OTA update logic from application code. |
| ART Accelerator with ICACHE/DCACHE | 8 KB instruction cache + 4 KB data cache - sustains 160 MHz core frequency with zero-wait-state flash access and efficient external memory bandwidth. |
| CORDIC + FMAC co-processors | Hardware acceleration for trigonometric (sin/cos/tan) and filter coefficient computation - reduces CPU cycles by >90% in motor control and audio preprocessing. |
| Secure Firmware Installation (SFI) | Root-secure services (RSS) validate and install signed firmware images using embedded HUK and public key verification - prevents unauthorized firmware injection. |
Applications
| Industrial Sensor Node | Wearable Health Monitor |
|---|---|
Use Scenario: Wireless vibration and temperature sensor deployed in predictive maintenance systems with 10-year battery life requirement. IC Role / Device Role / Timing Role: Primary MCU executing sensor fusion, local anomaly detection, and encrypted BLE/Wi-Fi transmission; RTC provides timestamped event logging. Use Value: 90 nA Shutdown and LPBAM reduce average current to <2 µA during idle, extending CR2032 battery life beyond 12 years per replacement cycle. |
Use Scenario: ECG/PPG patch continuously measuring biopotentials and motion artifacts, transmitting encrypted health data to smartphone gateway. IC Role / Device Role / Timing Role: Secure host controller managing analog front-end (OPAMP+PGA, 14-bit ADC), crypto engines (AES+PKA), and low-power radio interface. Use Value: PSA Level 3 certification ensures HIPAA-compliant data handling; 12-bit ADC autonomous in Stop 2 enables heartbeat-triggered sampling without CPU wake-up. |
| Smart Meter Endpoint | Asset Tracking Beacon |
Use Scenario: Battery-powered gas/water meter with tamper detection, metrology ADC, and NB-IoT connectivity operating at –40 °C to +85 °C. IC Role / Device Role / Timing Role: Metrology processor with dual ADCs (14-bit for current, 12-bit for voltage), tamper sensing via TAMP peripheral, and secure OTA updates. Use Value: VBAT domain retains RTC and 2 KB backup SRAM during mains failure; active tampers detect enclosure breach and erase sensitive calibration data. |
Use Scenario: GPS-enabled logistics tracker reporting location every 6 hours via LTE-M, powered by Li-SOCl₂ battery with 5-year lifespan. IC Role / Device Role / Timing Role: System-on-chip managing GPS receiver, cellular modem control, accelerometer wake-up, and secure firmware validation before each transmission. Use Value: 370 nA Standby with RTC allows precise 6-hour wake intervals; Octo-SPI OTFDEC loads verified firmware from external flash without exposing decrypted image. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | 1 MB flash, 512 KB SRAM, dual-core (Cortex-M33 + Cortex-M0+), 100-pin LQFP - higher memory and asymmetric multiprocessing capability. | Targeted at complex edge gateways requiring concurrent protocol stacks (BLE + LoRaWAN + MQTT) and real-time RTOS partitioning. | Select when >512 KB flash or dual-core task segregation is required; footprint and software compatibility are maintained within STM32U5 family. |
| NXP KW38 | ARM Cortex-M4F, 512 KB flash, no TrustZone, integrated BLE 5.0 radio, 12-bit ADC - lacks PSA Level 3, crypto accelerators, and LPBAM. | Suitable for cost-sensitive Bluetooth beacons where security is handled externally and ultra-low-power autonomy is secondary. | Choose only if integrated BLE radio outweighs need for hardware root-of-trust and sub-µA stop modes; not drop-in compatible due to peripheral and security model differences. |
Compared with STM32U575ZIT6, the STM32U545CEU6 trades memory and dual-core flexibility for smaller 48-pin footprint and lower static power - ideal for size- and energy-constrained endpoints. Versus KW38, it delivers certified security and deeper low-power autonomy at the expense of integrated radio, making it superior for secure wired or external-radio designs.
Availability
STM32U545CEU6 is available at Aetrix Electronics and suitable for industrial sensor nodes, wearable health monitors, smart meter endpoints, and asset tracking beacons requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32U545CEU6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32U5 series is ST's flagship ultra-low-power MCU platform built on the Arm Cortex-M33 core, targeting secure, battery-operated IoT edge devices with stringent energy, safety, and cybersecurity requirements.
FAQ
What is the maximum operating temperature range for STM32U545CEU6?
The STM32U545CEU6 is qualified for operation from –40 °C to +125 °C ambient temperature, with full specification compliance across this range. This extended grade supports deployment in under-hood automotive modules, industrial motor drives, and outdoor utility meters without derating.
Does STM32U545CEU6 support external memory interfaces beyond Octo-SPI?
Yes - in addition to Octo-SPI, the device supports parallel synchronous slave interface (PSSI) for camera modules and SDMMC for microSD cards. It does not integrate Quad-SPI, NOR flash controller, or DDR interfaces; external memory expansion is limited to Octo-SPI, PSSI, and SDMMC protocols.
How is TrustZone security implemented in STM32U545CEU6?
TrustZone is implemented via hardware-enforced memory and peripheral isolation using the Global TrustZone Controller (GTZC). It partitions flash, SRAM, and peripherals into secure/non-secure regions, enforces secure boot from immutable ROM, and validates firmware signatures using embedded Root-Secure Services (RSS) and Hardware Unique Key (HUK).
Can the 14-bit ADC operate autonomously in Stop 2 mode?
No - only the 12-bit ADC4 operates autonomously in Stop 2 mode. The 14-bit ADC1 requires the CPU or specific clock domains to be active and is disabled in Stop 2. This distinction is documented in Section 3.25.2 of DS14216 Rev 5, where ADC4 is explicitly designated for low-power background acquisition.
STM32U545CEU6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-UFQFN Exposed Pad
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 37
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 11x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U545CEU6 FAQ
1.How can I place an order for STM32U545CEU6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U545CEU6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U545CEU6 reliable?
The price and inventory of STM32U545CEU6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U545CEU6 is usually 5 days.
3.What payment methods are accepted for STM32U545CEU6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U545CEU6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U545CEU6?
STM32U545CEU6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U545CEU6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U545CEU6?
For technical support, including STM32U545CEU6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U545CEU6 requirements.
6.How does Aetrix verify that STM32U545CEU6 is sourced from the original manufacturer or authorized distributors?
All STM32U545CEU6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U545CEU6 meets industry standards.
7.What is the process for return or replacement of STM32U545CEU6?
All STM32U545CEU6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U545CEU6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U545CEU6 part is unused and in its original packaging.
Return procedure for STM32U545CEU6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U545CEU6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

