STMicroelectronics STM32U545CEU6Q
- Part No.:
- STM32U545CEU6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-UFQFN Exposed Pad
- Datasheet:
-
STM32U545CEU6Q.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 48UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:3,665
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U545CEU6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and hardware crypto accelerators (AES, PKA, HASH, RNG). It delivers 240 DMIPS at up to 160 MHz, supports LPBAM autonomous peripheral operation down to Stop 2 mode, and targets secure, battery-constrained IoT edge nodes requiring certified PSA Level 3 and SESIP3 security.
For engineers reviewing the STM32U545CEU6Q datasheet, STM32U545CEU6Q pinout, STM32U545CEU6Q application, or STM32U545CEU6Q equivalent, key selection criteria include verified ULPMark™-CP (464) and ULPMark™-PP (125) scores, TrustZone-enforced memory/peripheral isolation, Octo-SPI on-the-fly decryption, and 90 nA Shutdown mode with 23 wake-up pins.
Technical Context
The STM32U545CEU6Q integrates a dual-cache Arm Cortex-M33 core (8 KB I-Cache, 4 KB D-Cache), enabling zero-wait-state execution from flash at 160 MHz. Its FlexPowerControl architecture implements seven low-power modes-including 90 nA Shutdown and 370 nA Standby with RTC-managed by an embedded SMPS/LDO regulator with dynamic voltage scaling.
Security is implemented via Arm TrustZone®, hardware root of trust (secure boot entry, HDP), and dedicated accelerators: two AES coprocessors (one DPA-resistant), public-key accelerator (PKA), on-the-fly Octo-SPI decryption (OTFDEC), and NIST SP800-90B–compliant TRNG. The device supports PSA Certified Level 3 and SESIP3 assurance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, and DSP extensions - enables secure, deterministic real-time control with cryptographic isolation. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - achieves 1.5 DMIPS/MHz and 651 CoreMark® (4.07 CoreMark®/MHz) for high-efficiency signal processing. |
| Memory | 512 KB flash (ECC, RWW, 100 kcycles) + 274 KB SRAM (up to 64 KB with ECC) - supports robust firmware updates and data integrity in harsh environments. |
| Low-Power Modes | 90 nA Shutdown, 370 nA Standby with RTC, 1.4 µA Stop 3 with 16 KB SRAM - extends battery life in coin-cell–powered sensors and wearables. |
| Crypto Acceleration | Dual AES coprocessors (1 DPA-resistant), PKA, HASH, OTFDEC, TRNG - offloads TLS handshake, secure boot, and encrypted external memory access. |
| Security Certification | PSA Certified Level 3 and SESIP3 Assurance Target - meets stringent requirements for secure firmware installation (SFI) and secure data storage (HUK). |
| Analog Peripherals | 14-bit 2.5-Msps ADC (hardware oversampling), dual 12-bit DACs, OPAMP with PGA, ultra-low-power comparator - enables high-fidelity sensor conditioning without external components. |
| Package | UFQFPN48 (7 × 7 mm, 0.5 mm pitch) - compact footprint suitable for space-constrained industrial and medical edge devices. |
Pinout & Package
UFQFPN48 package: 7 × 7 mm body, 0.5 mm pitch, exposed thermal pad, RoHS-compliant ECOPACK2. Pin count: 48 terminals. Compatible with standard reflow profiles and automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply / ground | 1.71–3.6 V operation; decoupling required per datasheet layout guidelines to maintain 160 MHz stability and low-noise analog performance. |
| VDDA, VSSA | Analog domain supply / ground | Independent 1.62–3.6 V rail for ADC/DAC/OPAMP; enables noise-isolated precision sensing while digital core sleeps. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset supervisor integration for system-level fault recovery. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, flash, or SRAM); tied to VDD or GND during reset to define startup vector location. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 82 fast I/Os; most 5V-tolerant, 14 support independent 1.08–3.6 V supply - allows direct interfacing with legacy logic and mixed-voltage peripherals. |
| PC13–PC15 | RTC oscillator inputs | Connects to 32.768 kHz crystal; enables calendar RTC with hardware calibration and tamper detection in VBAT mode. |
| PF0–PF1 | Octo-SPI clock/data | Drives high-speed Octo-SPI interface (up to 133 MHz) with on-the-fly decryption - enables secure, expandable code/data storage beyond internal flash. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Enables DMA-driven peripheral chains (ADC→DMA→memory) without CPU wake-up - reduces active time in Stop 2 mode for sensor logging. |
| TrustZone + GTZC | Hardware-enforced separation of secure/non-secure firmware, memories, and peripherals - isolates cryptographic keys and secure boot assets from application code. |
| SMPS + LDO dual-regulator | On-chip step-down converter with dynamic voltage scaling - improves efficiency over LDO-only designs, especially above 10 MHz operation. |
| CORDIC + FMAC co-processors | Accelerates trigonometric (sin/cos/tan) and filter coefficient calculations - offloads math-intensive tasks from CPU, preserving low-power budget. |
| VBAT domain | RTC, 32×32-bit backup registers, and 2 KB backup SRAM powered independently - maintains timekeeping and critical state across main power loss. |
| ULPMark™-certified power profile | 464 ULPMark™-CP and 125 ULPMark™-PP scores - validated benchmark for comparing ultra-low-power MCU efficiency across vendors. |
Applications
| Smart Utility Meter | Wearable Health Monitor |
|---|---|
Use Scenario: Battery-powered electricity/water meter collecting pulse counts, temperature, and tamper events over 10+ years. IC Role / Device Role: Main secure application processor managing metrology ADC, RTC calendar, secure OTA updates, and anti-tamper logic. Use Value: 90 nA Shutdown mode and VBAT-RTC preserve time/date across battery replacement; PSA Level 3 cert enables utility-grade firmware validation. | Use Scenario: Continuous ECG/PPG monitoring with motion artifact rejection and local anomaly detection. IC Role / Device Role: Sensor hub aggregating analog front-end data, running CORDIC/FMAC-based filtering, and encrypting health data before BLE transmission. Use Value: 14-bit ADC with hardware oversampling captures microvolt-level biopotentials; dual AES engines enable real-time TLS 1.3 encryption without CPU overhead. |
| Industrial Wireless Sensor Node | Secure Access Control Terminal |
Use Scenario: LoRaWAN node measuring vibration, humidity, and ambient light in factory settings with 5-year battery life. IC Role / Device Role: Autonomous data acquisition controller using LPBAM to sequence ADC, temperature sensor, and crypto engine in Stop 2 mode. Use Value: 370 nA Standby with RTC ensures precise wakeup scheduling; Octo-SPI OTFDEC secures firmware loaded from external flash against cloning. | Use Scenario: Door controller verifying RFID/NFC credentials, logging access events, and enforcing multi-factor authentication. IC Role / Device Role: Secure identity anchor executing trusted boot, storing HUK-derived keys in protected SRAM, and validating cryptographic signatures. Use Value: Hardware-unique key (HUK) and secure hide protection area (HDP) prevent credential extraction; SESIP3 certification satisfies banking-grade physical security requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | Higher memory (2 MB flash, 1 MB SRAM), dual-core Cortex-M33, additional CAN FD and USB HS - larger package (LQFP144/UFBGA169). | Targeted at complex HMI and gateway applications requiring richer connectivity and larger code footprint. | Select when >512 KB flash or dual-core asymmetric processing is required; not drop-in due to pin count and power delivery differences. |
| NXP KW38 | ARM Cortex-M4F core, no TrustZone, lower ULPMark™-CP (240), integrated BLE radio, no Octo-SPI or OTFDEC. | Optimized for Bluetooth LE endpoint devices where wireless SoC integration outweighs external memory security needs. | Choose only if BLE stack integration and RF certification are primary; lacks PSA Level 3, SESIP3, and hardware crypto acceleration breadth. |
Compared with STM32U545CEU6Q, the STM32U575ZIT6Q offers greater memory and dual-core capability but requires larger PCB area and higher BOM cost, while the NXP KW38 trades security depth and external memory flexibility for integrated wireless - making the U545CEU6Q optimal for certified, externally expandable, ultra-low-power edge nodes.
Availability
STM32U545CEU6Q is available at Aetrix Electronics and suitable for smart utility meters, wearable health monitors, industrial wireless sensor nodes, and secure access control terminals requiring stable component supply and long-term lifecycle assurance.
Supply support for STM32U545CEU6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors since 1987.
The STM32U5 series is ST's flagship ultra-low-power MCU line built on the Arm Cortex-M33 core, targeting secure, battery-operated IoT endpoints with PSA Level 3 certification, hardware crypto acceleration, and industry-leading energy efficiency.
FAQ
What is the maximum operating frequency and associated performance metric for the STM32U545CEU6Q?
The STM32U545CEU6Q operates at up to 160 MHz, delivering 240 DMIPS (Dhrystone 2.1), 651 CoreMark® (4.07 CoreMark®/MHz), and 464 ULPMark™-CP. These metrics are measured under specified conditions: 3.3 V supply, 25 °C ambient, with ART Accelerator enabled and flash execution optimized.
Does the STM32U545CEU6Q support external memory interfaces with hardware decryption?
Yes - it features a dedicated Octo-SPI interface with on-the-fly decryption engine (OTFDEC) that decrypts external flash contents in real time using AES-128/256 keys stored in secure memory. This enables secure code execution from external memory without exposing plaintext firmware.
How many low-power modes does the STM32U545CEU6Q support, and what is the lowest current consumption?
The device supports seven low-power modes, including Shutdown (90 nA), Standby with RTC (370 nA), Stop 3 with 16 KB SRAM (1.4 µA), and Stop 2 with full SRAM (4.6 µA). All modes retain register content and support 23 configurable wake-up pins with programmable sensitivity.
Is the STM32U545CEU6Q pin-compatible with other members of the STM32U545xx family?
No - the STM32U545CEU6Q uses the UFQFPN48 package (7 × 7 mm), while other variants like STM32U545RET6 use LQFP64 and STM32U545VET6 use LQFP100. Pin mapping differs across packages; migration requires PCB redesign and signal reassignment per the respective pinout schematics.
STM32U545CEU6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-UFQFN Exposed Pad
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 33
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 10x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U545CEU6Q FAQ
1.How can I place an order for STM32U545CEU6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U545CEU6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U545CEU6Q reliable?
The price and inventory of STM32U545CEU6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U545CEU6Q is usually 5 days.
3.What payment methods are accepted for STM32U545CEU6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U545CEU6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U545CEU6Q?
STM32U545CEU6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U545CEU6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U545CEU6Q?
For technical support, including STM32U545CEU6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U545CEU6Q requirements.
6.How does Aetrix verify that STM32U545CEU6Q is sourced from the original manufacturer or authorized distributors?
All STM32U545CEU6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U545CEU6Q meets industry standards.
7.What is the process for return or replacement of STM32U545CEU6Q?
All STM32U545CEU6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U545CEU6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U545CEU6Q part is unused and in its original packaging.
Return procedure for STM32U545CEU6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U545CEU6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

