STMicroelectronics STM32U545JEY6QTR
- Part No.:
- STM32U545JEY6QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 72-UFBGA, WLCSP
- Datasheet:
-
STM32U545JEY6QTR.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 72WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:4,871
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U545JEY6QTR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and hardware crypto accelerators (AES, PKA, HASH, RNG). It delivers 240 DMIPS at up to 160 MHz, supports LPBAM autonomous peripheral operation down to Stop 2 mode, and operates from 1.71 V to 3.6 V across –40 °C to +125 °C - deployed in battery-powered industrial sensors and secure IoT edge nodes.
For engineers reviewing the STM32U545JEY6QTR datasheet, STM32U545JEY6QTR pinout, STM32U545JEY6QTR application, or STM32U545JEY6QTR equivalent, key selection criteria include TrustZone-enabled secure boot, sub-μA low-power modes (90 nA Shutdown, 370 nA Standby+RTC), dual ADCs (14-bit/12-bit @ 2.5 Msps), Octo-SPI interface with on-the-fly decryption, and PSA Level 3/SESIP3 certification for firmware integrity.
Technical Context
This MCU integrates a dual-cache Arm Cortex-M33 core (8 KB I-cache, 4 KB D-cache) with TrustZone partitioning, enabling secure and non-secure execution environments. Its FlexPowerControl architecture combines LDO and SMPS regulators with dynamic voltage scaling and switch-on-the-fly capability to optimize power across operating modes.
The device features two independent ADCs (ADC1: 14-bit, 2.5 Msps; ADC4: 12-bit, 2.5 Msps, autonomous in Stop 2), dual DACs, OPAMP with PGA, and hardware math accelerators (CORDIC, FMAC) - all accessible in low-power states. Security includes root-of-trust boot, HUK-based secure storage, SFI support via embedded RSS, and tamper detection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, DSP extensions - enables secure real-time control with deterministic interrupt latency and cryptographic isolation. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - achieves zero-wait-state execution from flash via ART Accelerator, supporting high-throughput sensor fusion and protocol stacks. |
| Memory | 512 KB flash (ECC, RWW), 274 KB SRAM (up to 64 KB with ECC) - ensures data integrity and concurrent code/data access during firmware updates. |
| Low-Power Modes | 90 nA Shutdown, 370 nA Standby+RTC, 1.4 μA Stop 3 (16 KB SRAM) - extends battery life in always-on monitoring applications without sacrificing wake-up responsiveness. |
| Crypto Acceleration | 2x AES coprocessors (1 DPA-resistant), PKA, HASH, NIST SP800-90B TRNG - offloads TLS handshake, secure boot verification, and encrypted OTA updates from main CPU. |
| Analog Peripherals | 14-bit ADC @ 2.5 Msps, 12-bit ADC @ 2.5 Msps (autonomous in Stop 2), 2x DAC, OPAMP+PGA, comparator - enables high-fidelity signal acquisition in energy-constrained systems. |
| Security Certification | PSA Certified Level 3 & SESIP3 Assurance Target - validates protection against side-channel, fault injection, and logical attacks per industry-standard threat models. |
Pinout & Package
STM32U545JEY6QTR is housed in a 48-pin UFQFPN package (7 × 7 mm, 0.5 mm pitch), optimized for compact PCB layouts and thermal performance in space-constrained designs. Pin functions are validated per STMicroelectronics DS14216 Rev 5, Section 4.2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Main, analog, and I/O supply rails | Independent 1.71–3.6 V domains enable mixed-signal precision and 5V-tolerant GPIO operation with flexible power sequencing. |
| VSS, VSSA, VSSIO2 | Ground references | Dedicated analog/digital grounds reduce noise coupling in high-resolution ADC/DAC operation and RF-sensitive applications. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset supervision and brown-out detection via PWR block. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, flash, or SRAM); sampled at reset to determine initial vector fetch location. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE15 | General-purpose I/Os | Up to 82 fast GPIOs with interrupt capability; most 5V-tolerant, 14 support independent 1.08–3.6 V supply for multi-rail interfacing. |
| PA13/PA14/PA15 | SWD debug interface | Serial Wire Debug (SWD) pins - enable programming, tracing, and real-time debugging without JTAG overhead. |
| PF0–PF15 | Additional GPIO bank | Supports alternate functions including Octo-SPI, USB, CAN FD, SAI, and DCMI - critical for high-bandwidth peripheral expansion. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC→DMA→memory) without CPU involvement, functional down to Stop 2 mode - reduces active time and extends battery life. |
| TrustZone + Secure Boot | Hardware-enforced isolation between secure/non-secure worlds; unique boot entry and HDP-protected ROM bootloader prevent unauthorized firmware execution. |
| On-the-Fly Decryption (OTFDEC) | Decrypts Octo-SPI external flash contents transparently during instruction fetch - enables secure code execution from external memory without exposing plaintext. |
| VBAT Domain | Supplies RTC, 32×32-bit backup registers, and 2 KB backup SRAM independently - maintains timekeeping and state retention during main power loss. |
| Ultra-Low-Power Analog | 12-bit ADC autonomously samples in Stop 2 mode; OPAMP+PGA and ultra-low-power comparator operate at sub-μA levels - ideal for continuous sensor monitoring. |
Applications
| Industrial Sensor Node | Secure Wearable Health Monitor |
|---|---|
Use Scenario: Battery-powered vibration/temperature sensor node in predictive maintenance systems, transmitting data over LoRaWAN every 5 minutes. IC Role / Device Role / Timing Role: Main controller executing sensor fusion, secure OTA update handling, and low-power scheduling via LPBAM and RTC calendar. Use Value: 90 nA Shutdown current and autonomous ADC+DMA operation extend 2000 mAh coin-cell life beyond 5 years; TrustZone isolates BLE stack from sensor firmware. | Use Scenario: ECG/PPG wearable with medical-grade signal acquisition, local AI inference, and encrypted cloud upload. IC Role / Device Role / Timing Role: Real-time signal processor with dual ADCs sampling at 2.5 Msps, CORDIC/FMAC accelerating filtering, and secure TLS via crypto accelerators. Use Value: 14-bit ADC resolution and PGA gain control achieve <1 µV RMS noise floor; PSA Level 3 cert satisfies HIPAA-compliant data handling requirements. |
| Smart Utility Meter | Asset Tracking Beacon |
Use Scenario: Tamper-resistant electricity/water meter with metrology, secure billing, and NB-IoT communication. IC Role / Device Role / Timing Role: Metrology engine interfacing with shunt/sensor front-end, managing secure key storage (HUK), and executing tamper-detection logic via TAMP peripheral. Use Value: Active tamper detection (voltage, temperature, frequency) triggers immediate secure erase; SESIP3 certification meets IEC 62443-3-3 requirements. | Use Scenario: GPS/GNSS asset tracker in logistics, logging position every 15 minutes and waking only on motion or geofence breach. IC Role / Device Role / Timing Role: Low-power coordinator managing GNSS receiver, accelerometer, and LTE-M modem; uses LPTIMs and RTC alarms for precise wake scheduling. Use Value: 370 nA Standby+RTC mode enables >10-year battery life on CR2477; 23 wake-up pins support multiple event sources without external logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | 1 MB flash, 512 KB SRAM, 100-pin LQFP; adds Ethernet MAC, more timers and I/Os | Suitable for gateway-class devices requiring wired connectivity and larger firmware footprint | Select when needing >512 KB flash, Ethernet, or higher I/O count - not pin-compatible; requires PCB redesign. |
| NXP KW38 | ARM Cortex-M4F, no TrustZone, 512 KB flash, integrated BLE 5.0 radio, lower crypto acceleration depth | Optimized for Bluetooth LE endpoint devices with minimal external components | Choose for cost-sensitive BLE-centric designs where PSA Level 3 certification and external memory encryption are not required. |
Compared with STM32U545JEY6QTR, STM32U575ZIT6Q offers greater memory and connectivity but increases board area and BOM cost, while KW38 trades security depth and analog capability for integrated wireless - making STM32U545JEY6QTR optimal for standalone, certified, sensor-rich edge nodes demanding long life and firmware integrity.
Availability
STM32U545JEY6QTR is available at Aetrix Electronics and suitable for industrial sensor nodes, secure wearables, smart utility meters, and asset tracking beacons requiring stable component supply, long-term lifecycle assurance, and full traceability.
Supply support for STM32U545JEY6QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors since 1987.
The STM32U5 series targets ultra-low-power, security-critical embedded applications - combining Arm TrustZone, PSA-certified firmware services, and sub-μA power modes to serve industrial IoT, medical wearables, and smart infrastructure markets.
FAQ
What is the maximum operating temperature range for STM32U545JEY6QTR?
The STM32U545JEY6QTR is rated for operation from –40 °C to +125 °C ambient temperature, validated per DS14216 Rev 5 Section 5.3.1. This extended range supports deployment in harsh industrial environments such as motor control cabinets, outdoor utility meters, and automotive under-hood telemetry modules without external thermal management.
Does STM32U545JEY6QTR support external memory interfaces with hardware decryption?
Yes - it integrates an Octo-SPI interface with On-The-Fly Decryption (OTFDEC) engine that decrypts external flash contents during instruction fetch using AES-128/256 keys stored in secure memory. This enables secure code execution from external memory without exposing plaintext, verified in DS14216 Rev 5 Sections 3.23 and 3.37.
How many independent ADCs does STM32U545JEY6QTR include, and what are their key specs?
It includes two independent ADCs: ADC1 (14-bit, 2.5 Msps, hardware oversampling) and ADC4 (12-bit, 2.5 Msps, autonomous operation in Stop 2 mode). Both support programmable sampling time, injected/conversion sequences, and calibration - detailed in DS14216 Rev 5 Sections 3.25.1 and 3.25.2.
Is STM32U545JEY6QTR pin-compatible with other STM32U5xx variants in the same package?
Yes - within the UFQFPN48 package, STM32U545JEY6QTR shares identical pinout and electrical characteristics with other STM32U545x devices (e.g., STM32U545CEY6QTR), differing only in flash size and peripheral enablement. Pin compatibility is confirmed in DS14216 Rev 5 Table 4 and Section 4.1 pinout schematics.
STM32U545JEY6QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 72-UFBGA, WLCSP
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 50
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 12x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U545JEY6QTR FAQ
1.How can I place an order for STM32U545JEY6QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U545JEY6QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U545JEY6QTR reliable?
The price and inventory of STM32U545JEY6QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U545JEY6QTR is usually 5 days.
3.What payment methods are accepted for STM32U545JEY6QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U545JEY6QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U545JEY6QTR?
STM32U545JEY6QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U545JEY6QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U545JEY6QTR?
For technical support, including STM32U545JEY6QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U545JEY6QTR requirements.
6.How does Aetrix verify that STM32U545JEY6QTR is sourced from the original manufacturer or authorized distributors?
All STM32U545JEY6QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U545JEY6QTR meets industry standards.
7.What is the process for return or replacement of STM32U545JEY6QTR?
All STM32U545JEY6QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U545JEY6QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U545JEY6QTR part is unused and in its original packaging.
Return procedure for STM32U545JEY6QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U545JEY6QTR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

