STMicroelectronics STM32U545NEY6QTR
- Part No.:
- STM32U545NEY6QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 56-UFBGA, WLCSP
- Datasheet:
-
STM32U545NEY6QTR.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 56WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:2,284
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U545NEY6QTR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and hardware crypto accelerators (AES, PKA, HASH, RNG). It delivers 240 DMIPS at up to 160 MHz, supports LPBAM autonomous peripheral operation down to Stop 2 mode, and targets secure, battery-constrained IoT edge nodes requiring certified firmware integrity and real-time sensor processing.
For engineers reviewing the STM32U545NEY6QTR datasheet, STM32U545NEY6QTR pinout, STM32U545NEY6QTR application, or STM32U545NEY6QTR equivalent, key selection criteria include ULPMark™-CP/PP scores (464/125), TrustZone-enabled memory partitioning, Octo-SPI on-the-fly decryption, and dual 14-/12-bit ADCs with autonomous Stop 2 operation - all validated for PSA Level 3 and SESIP3 certification.
Technical Context
The device integrates an Arm Cortex-M33 core with MPU, FPU, and TrustZone®, enabling secure execution environments with hardware-enforced isolation between secure/non-secure worlds. Its ART Accelerator includes 8-KB instruction cache and 4-KB data cache, enabling zero-wait-state execution from flash and external memories at 160 MHz.
Power architecture combines embedded LDO and SMPS step-down converter with dynamic voltage scaling and switch-on-the-fly capability. Low-power modes are rigorously defined: 90 nA Shutdown, 370 nA Standby with RTC, and 1.4 µA/MHz Run mode @ 3.3 V - all verified across –40 °C to +125 °C operating range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, and DSP extensions - enables secure real-time control with cryptographic offload |
| Max Clock Speed | 160 MHz - achieves 240 DMIPS and 4.07 CoreMark®/MHz for deterministic high-throughput signal processing |
| Memory | 512 KB flash (ECC, 2-bank RWW, 100 kcycles) + 274 KB SRAM (up to 64 KB with ECC) - supports robust firmware updates and data retention in safety-critical logging |
| Low-Power Performance | 90 nA Shutdown, 370 nA Standby with RTC - extends battery life in always-on sensor nodes beyond 10 years on coin cell |
| Crypto Acceleration | Dual AES coprocessors (one DPA-resistant), PKA, HASH, TRNG (NIST SP800-90B compliant) - enables TLS 1.3 handshake in <150 ms without CPU load |
| Analog Peripherals | 14-bit 2.5-Msps ADC (hardware oversampling), 12-bit 2.5-Msps ADC (autonomous in Stop 2), 2× DAC, OPAMP, COMP - supports precision sensor fusion without wake-up latency |
| Security Certification | PSA Certified Level 3 and SESIP3 Assurance Target - meets requirements for secure boot, firmware upgrade, and confidential data storage in regulated markets |
Pinout & Package
STM32U545NEY6QTR is packaged in a 48-pin UFQFPN (7 × 7 mm, 0.5 mm pitch) with exposed thermal pad. This compact, lead-free ECOPACK2-compliant package supports high-density PCB layouts and efficient thermal dissipation in space-constrained industrial and wearable designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | Accepts 1.71–3.6 V; supports SMPS/LDO coexistence and dynamic voltage scaling for optimal efficiency across operating modes |
| VBAT | Backup domain supply | Powers RTC, 32×32-bit backup registers, and 2 KB backup SRAM during main power loss - enables tamper-resilient timekeeping |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors and brown-out detection circuits |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 82 fast I/Os; most 5V-tolerant, 14 with independent 1.08–3.6 V supply - enables mixed-voltage interfacing with sensors and legacy peripherals |
| PC13–PC15 | RTC oscillator inputs | Supports 32.768 kHz crystal for hardware calendar and sub-second timing accuracy ±20 ppm over temperature |
| PF0–PF1 | OCTOSPI clock/data | Drive Octo-SPI interface for external XIP flash; enable on-the-fly decryption via OTFDEC block for secure code execution |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Enables DMA-driven peripheral chains (ADC→DMA→memory) without CPU wake-up - reduces active time by >90% in sensor polling loops |
| TrustZone + GTZC | Hardware-enforced memory/peripheral isolation with Global TrustZone Controller - allows secure bootloader, OTA update service, and non-secure application to coexist safely |
| ART Accelerator Caches | 8-KB instruction cache + 4-KB data cache - eliminates flash wait states and enables deterministic 160 MHz execution from external Octo-SPI memory |
| Secure Firmware Installation (SFI) | Leverages embedded Root-Secure Services (RSS) and Hardware-Unique Key (HUK) - ensures cryptographically authenticated firmware installation without external secure element |
| CORDIC + FMAC | Hardware trigonometric (sin/cos/tan) and filter math acceleration - cuts motor control loop computation time by 65% vs. software-only implementation |
Applications
| Smart Utility Meter | Industrial Predictive Maintenance Sensor |
|---|---|
Use Scenario: Battery-powered gas/water meter with ultrasonic flow sensing, tamper detection, and encrypted daily consumption reporting over NB-IoT. IC Role / Device Role / Timing Role: Main controller executing secure boot, analog front-end acquisition (dual ADCs), crypto signing (PKA+AES), and low-power scheduling (LPTIM + LPBAM). Use Value: 90 nA Shutdown current extends 10-year battery life; TrustZone isolates metering firmware from communication stack; OTFDEC enables secure external flash expansion. | Use Scenario: Vibration/temperature/humidity node mounted on rotating machinery, transmitting FFT-processed data to gateway via BLE or LoRaWAN. IC Role / Device Role / Timing Role: Real-time signal processor running CORDIC/FMAC for spectral analysis, autonomous ADC sampling in Stop 2, and secure firmware update handling. Use Value: 14-bit ADC oversampling achieves <100 µV noise floor; 370 nA Standby with RTC enables precise wake intervals; PSA Level 3 certifies update integrity against rollback attacks. |
| Medical Wearable Patch | Secure Edge Gateway Controller |
Use Scenario: ECG/PPG patch with clinical-grade biosignal acquisition, local arrhythmia detection, and HIPAA-compliant Bluetooth LE transmission. IC Role / Device Role / Timing Role: Analog hub managing OPAMP/PGA, 12-bit ADC (autonomous in Stop 2), secure data encryption (AES+RNG), and BLE coexistence timing. Use Value: Ultra-low-power opamp and comparator support single-supply biopotential sensing; 274 KB SRAM buffers multi-lead waveform data; HUK-based key derivation prevents key extraction on physical attack. | Use Scenario: Industrial gateway aggregating Modbus RTU, CAN FD, and Ethernet data, performing local policy enforcement and TLS-secured cloud upload. IC Role / Device Role / Timing Role: Secure host controller managing FDCAN, USB FS, multiple UARTs, and TLS 1.3 stack via crypto accelerators. Use Value: Dual AES engines allow concurrent encryption of CAN logs and TLS handshake; 512 KB flash hosts dual-bank OTA image; UFBGA64 pinout supports high-speed routing for multi-protocol interfaces. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | 1 MB flash, 512 KB SRAM, dual OCTOSPI, no DCMI - higher memory density but larger 144-pin LQFP144 package | Better suited for complex GUI or video preprocessing; lacks DCMI interface required for camera-based inspection | Select when >512 KB flash needed and board area permits larger package; verify thermal performance under sustained 160 MHz operation |
| NXP LPC55S69JBD100 | Arm Cortex-M33, 640 KB flash, 320 KB SRAM, no TrustZone-certified crypto accelerators - uses SW-based PSA compliance | Lower ULPMark™-CP (382 vs. 464); lacks hardware OTFDEC and DPA-resistant AES - increases firmware validation burden | Prefer for cost-sensitive designs where full PSA Level 3 certification is not mandated; confirm RNG NIST SP800-90B compliance independently |
Compared with STM32U545NEY6QTR, the STM32U575 offers greater memory headroom but sacrifices compactness and camera interface; the LPC55S69 trades hardware security assurance for flexibility, requiring additional software validation to match STM32U5's out-of-box PSA Level 3 readiness.
Availability
STM32U545NEY6QTR is available at Aetrix Electronics and suitable for smart utility meters, industrial predictive maintenance sensors, medical wearables, and secure edge gateways requiring stable component supply, long-term lifecycle support, and certified security functionality.
Supply support for STM32U545NEY6QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors since 1987.
The STM32U5 series targets ultra-low-power, security-critical edge applications - combining Arm TrustZone, PSA-certified crypto, and industry-leading energy efficiency to enable next-generation IoT endpoints with zero-trust architecture.
FAQ
What is the maximum operating temperature rating for STM32U545NEY6QTR?
The STM32U545NEY6QTR is rated for operation from –40 °C to +125 °C ambient temperature, validated per DS14216 Rev 5 specifications. This extended grade supports deployment in harsh industrial environments such as motor drives, solar inverters, and automotive under-hood telemetry modules where thermal stability is critical.
Does STM32U545NEY6QTR support external memory interfaces beyond Octo-SPI?
No - the device supports only one Octo-SPI interface (OCTOSPI1) for external memory expansion. It does not include Quad-SPI, HyperBus, or parallel NOR/NAND controllers. External code execution is enabled exclusively via OCTOSPI with hardware on-the-fly decryption (OTFDEC) for secure XIP from external flash.
How many independent power domains does the STM32U545NEY6QTR support?
The device implements three independent power domains: VDD/VSS (core logic), VDDA/VSSA (analog peripherals), and VBAT (backup domain). Each has dedicated regulators and monitoring - enabling simultaneous operation of ADCs, RTC, and core logic while minimizing cross-domain noise coupling and leakage.
Is the 96-bit unique ID accessible to non-secure firmware?
No - the 96-bit unique ID is readable only from the secure world after successful secure boot. Non-secure firmware receives a masked or derived identifier via secure services (RSS), preserving device identity confidentiality and preventing cloning or unauthorized provisioning in fleet management systems.
STM32U545NEY6QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 56-UFBGA, WLCSP
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 39
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 11x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U545NEY6QTR FAQ
1.How can I place an order for STM32U545NEY6QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U545NEY6QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U545NEY6QTR reliable?
The price and inventory of STM32U545NEY6QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U545NEY6QTR is usually 5 days.
3.What payment methods are accepted for STM32U545NEY6QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U545NEY6QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U545NEY6QTR?
STM32U545NEY6QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U545NEY6QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U545NEY6QTR?
For technical support, including STM32U545NEY6QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U545NEY6QTR requirements.
6.How does Aetrix verify that STM32U545NEY6QTR is sourced from the original manufacturer or authorized distributors?
All STM32U545NEY6QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U545NEY6QTR meets industry standards.
7.What is the process for return or replacement of STM32U545NEY6QTR?
All STM32U545NEY6QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U545NEY6QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U545NEY6QTR part is unused and in its original packaging.
Return procedure for STM32U545NEY6QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U545NEY6QTR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

