STMicroelectronics STM32U545REI6
- Part No.:
- STM32U545REI6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-UFBGA
- Datasheet:
-
STM32U545REI6.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 64UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,872
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U545REI6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and hardware crypto accelerators (AES, PKA, HASH, RNG). It delivers 240 DMIPS at up to 160 MHz, supports LPBAM autonomous peripheral operation down to Stop 2 mode, and targets secure, battery-constrained IoT edge nodes requiring real-time sensing and encrypted wireless telemetry.
For engineers reviewing the STM32U545REI6 datasheet, STM32U545REI6 pinout, STM32U545REI6 application, or STM32U545REI6 equivalent, key selection criteria include its 90 nA Shutdown current, SESIP3/PSA Level 3 certification, dual 14-/12-bit ADCs with Stop 2 autonomy, Octo-SPI on-the-fly decryption, and 82 GPIOs with 5V tolerance - all critical for secure, long-life industrial sensor hubs and medical wearables.
Technical Context
The STM32U545REI6 integrates an Arm Cortex-M33 core with TrustZone-enabled memory and peripheral isolation, MPU, FPU, and DSP extensions. Its ART Accelerator includes 8-KB instruction cache and 4-KB data cache, enabling zero-wait-state execution from flash and external memories at 160 MHz.
Power architecture combines embedded LDO and SMPS step-down converter with dynamic voltage scaling and switch-on-the-fly capability. Low-power modes are hierarchically structured: Shutdown (90 nA), Standby (200 nA), Stop 3 (1.4 µA with 16-KB SRAM), and Run mode (16.3 µA/MHz @ 3.3 V), all validated across –40 °C to +125 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, and DSP extensions - enables secure, deterministic real-time control with hardware-enforced privilege separation. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports high-throughput signal processing and protocol stacks without external co-processors. |
| Memory | 512 KB flash (ECC, read-while-write, 100 kcycles) + 274 KB SRAM (up to 64 KB with ECC) - ensures firmware integrity and robust data buffering in harsh environments. |
| Low-Power Modes | 90 nA Shutdown, 200 nA Standby, 1.4 µA Stop 3 (16-KB SRAM retained) - extends battery life to years in intermittent-sensing applications. |
| Crypto Acceleration | Dual AES coprocessors (one DPA-resistant), PKA, HASH, TRNG (NIST SP800-90B compliant), HUK - enables TLS 1.3 handshake in <100 ms and secure OTA updates. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (hardware oversampling), 12-bit 2.5-Msps ADC (autonomous in Stop 2), 2× DAC, OPAMP with PGA, COMP - supports precision sensor front-ends with no active CPU involvement. |
| Connectivity | 1× CAN FD, 1× USB FS (host/device), 4× I²C FM+, 5× USART/LPUART, 3× SPI, SAI, SDMMC, OCTOSPI - covers wired industrial comms, audio, and expandable memory interfaces. |
Pinout & Package
STM32U545REI6 is packaged in a 64-pin LQFP (10 × 10 mm, 0.5 mm pitch), RoHS-compliant and ECOPACK2 certified. The package supports industrial temperature range (–40 °C to +125 °C) and features exposed thermal pad for enhanced power dissipation in continuous operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O power supplies | Independent 1.71–3.6 V domains enable mixed-signal precision and 5V-tolerant I/O interfacing without level shifters. |
| VSS, VSSA | Digital and analog ground returns | Separate analog/digital ground pins minimize noise coupling into ADC/DAC paths during low-power operation. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external debounced push-button or supervisor IC assertion. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, main flash, or SRAM) at power-on; sampled during reset release. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 82 fast GPIOs; most 5V-tolerant, 14 support independent 1.08–3.6 V supply - ideal for mixed-voltage sensor and actuator interfacing. |
| PC13–PC15 | RTC oscillator inputs | Support 32.768 kHz crystal for calendar RTC with hardware calibration and tamper detection. |
| PF0–PF1 | OCTOSPI clock/data lines | Enable high-speed, encrypted external memory access (XIP or DMA) with on-the-fly decryption via OTFDEC. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables peripherals (ADC, timers, UART) to operate without CPU wake-up in Stop 2 mode - reduces average system current by >95% in sensor polling loops. |
| TrustZone + GTZC | Hardware-enforced secure/non-secure world isolation with configurable memory/peripheral access rights - eliminates software-only root-of-trust vulnerabilities. |
| SAES & PKA Accelerators | Offloads AES-128/256 encryption/decryption and ECC-256 signature generation from CPU - cuts crypto latency by 10× vs. software-only implementation. |
| ART Instruction Cache | 8-KB zero-wait-state cache allows full 160 MHz execution from internal flash - eliminates flash wait states and improves deterministic interrupt response. |
| VBAT Domain | Retains RTC, 32×32-bit backup registers, and 2-KB backup SRAM during main power loss - preserves timekeeping and critical state across battery swaps. |
Applications
| Industrial Sensor Hub | Secure Medical Wearable |
|---|---|
Use Scenario: Wireless node aggregating temperature, pressure, and vibration data from multiple sensors in factory-floor machinery. IC Role / Device Role / Timing Role: Main controller executing sensor fusion, local anomaly detection, and encrypted BLE/Wi-Fi telemetry using LPBAM-driven ADC and LPUART. Use Value: 90 nA Shutdown and 1.4 µA Stop 3 extend battery life beyond 5 years; TrustZone isolates sensor firmware from OTA update stack. | Use Scenario: ECG patch continuously monitoring heart rhythm and transmitting alerts via Bluetooth LE to smartphone. IC Role / Device Role / Timing Role: Real-time signal acquisition (14-bit ADC @ 2.5 Msps), digital filtering (FMAC), secure data storage (HUK-encrypted), and low-latency BLE connection management. Use Value: 370 nA Standby with RTC enables precise sleep/wake scheduling; PSA Level 3 certification satisfies HIPAA-aligned device attestation requirements. |
| Smart Utility Meter | Asset Tracking Module |
Use Scenario: Battery-powered gas/water meter logging consumption and transmitting hourly via NB-IoT or LoRaWAN. IC Role / Device Role / Timing Role: System-on-chip managing metrology ADC, secure firmware updates (TF-M), tamper detection (TAMP), and cellular modem interface (UART + GPIO control). Use Value: Dual 12-bit ADCs autonomously sample metrology signals in Stop 2 mode; SESIP3 certification meets EU smart metering security mandates. | Use Scenario: GPS tracker in logistics container reporting location, temperature, and door-open events over LTE-M. IC Role / Device Role / Timing Role: Host processor for u-blox GPS module (UART), DS18B20 temperature sensor (1-Wire), and LTE-M modem (USB or UART), with secure boot and firmware rollback protection. Use Value: 82 GPIOs support diverse sensor interfaces; Octo-SPI + OTFDEC enables secure, expandable firmware partitioning for field-upgradable GNSS algorithms. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Higher memory (2 MB flash, 1 MB SRAM), dual-core (Cortex-M33 + Cortex-M0+), additional crypto engines (AES-GCM, SHA-256), 100-pin LQFP/UFBGA | Targeted at complex edge AI inference and multi-protocol gateways requiring larger code footprint and parallel processing | Select when needing >1 MB SRAM, dual-core RTOS partitioning, or SHA-256 acceleration - not drop-in compatible due to pin count and peripheral mapping differences |
| NXP KW38 | ARM Cortex-M4F core, integrated BLE 5.0 radio, 512 KB flash, 128 KB SRAM, no TrustZone, lower crypto acceleration (no PKA or OTFDEC) | Optimized for Bluetooth-centric wearable and beacon applications with minimal external RF components | Choose only for BLE-only use cases where integrated radio outweighs need for PSA Level 3 certification and external memory encryption |
Compared with STM32U545REI6, the STM32U575ZIT6 offers higher memory and dual-core capability but requires PCB redesign; the KW38 provides integrated BLE but lacks TrustZone, OTFDEC, and ultra-low-power Stop 3 performance - making STM32U545REI6 optimal for secure, memory-constrained, externally connected edge nodes.
Availability
STM32U545REI6 is available at Aetrix Electronics and suitable for industrial sensor hubs, secure medical wearables, smart utility meters, and asset tracking modules requiring stable component supply across extended product lifecycles.
Supply support for STM32U545REI6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power devices, sensors, and analog ICs for industrial, automotive, and consumer markets.
The STM32U5 series is ST's flagship ultra-low-power MCU line built on the Arm Cortex-M33 core, specifically architected for secure, battery-operated IoT endpoints demanding PSA-certified trust anchors and sub-µA deep-sleep operation.
FAQ
What is the maximum operating temperature for STM32U545REI6?
The STM32U545REI6 is qualified for industrial operation from –40 °C to +125 °C ambient temperature. This rating is validated per JEDEC JESD22-A104 and applies to all LQFP64 packages with proper PCB thermal design (e.g., 2 oz copper, thermal vias under exposed pad). Derating curves for junction temperature are provided in Section 5.3.1 of DS14216 Rev 5.
Does STM32U545REI6 support secure boot with hardware root of trust?
Yes. STM32U545REI6 implements a hardware root of trust via unique boot entry, secure hide protection area (HDP), and embedded root-secure services (RSS). Secure boot is enforced by ROM-based bootloader that validates signed firmware images using public keys stored in OTP, with RDP (Readout Protection) levels preventing unauthorized debug access or flash dumping.
Can the 14-bit ADC operate autonomously in low-power modes?
Yes. ADC1 (14-bit, 2.5-Msps) and ADC4 (12-bit, 2.5-Msps) both support autonomous conversion in Stop 2 mode using LPBAM. Trigger sources include LPTIM, RTC alarm, or external event; results are stored directly to SRAM via LPDMA without CPU intervention - verified in Section 3.25 of DS14216 Rev 5.
Is the OCTOSPI interface capable of executing code directly from external flash?
Yes. OCTOSPI supports XIP (execute-in-place) mode with on-the-fly decryption (OTFDEC) enabled. When configured with OTFDEC, encrypted code stored in external Octo-SPI memory is decrypted in real time during fetch, allowing secure execution without exposing plaintext firmware - documented in Sections 3.23 and 3.37 of DS14216 Rev 5.
STM32U545REI6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-UFBGA
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 51
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 17x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U545REI6 FAQ
1.How can I place an order for STM32U545REI6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U545REI6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U545REI6 reliable?
The price and inventory of STM32U545REI6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U545REI6 is usually 5 days.
3.What payment methods are accepted for STM32U545REI6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U545REI6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U545REI6?
STM32U545REI6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U545REI6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U545REI6?
For technical support, including STM32U545REI6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U545REI6 requirements.
6.How does Aetrix verify that STM32U545REI6 is sourced from the original manufacturer or authorized distributors?
All STM32U545REI6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U545REI6 meets industry standards.
7.What is the process for return or replacement of STM32U545REI6?
All STM32U545REI6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U545REI6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U545REI6 part is unused and in its original packaging.
Return procedure for STM32U545REI6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U545REI6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

