My Inquiry
My Account
STMicroelectronics STM32U545REI6Q
- Part No.:
- STM32U545REI6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-UFBGA
- Datasheet:
-
STM32U545REI6Q.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 64UFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:3,493
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U545REI6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and hardware crypto accelerators. It delivers 240 DMIPS at up to 160 MHz, supports LPBAM autonomous peripheral operation down to Stop 2 mode, and operates from 1.71 V to 3.6 V across –40 °C to +125 °C - deployed in battery-powered industrial sensors and secure edge nodes.
For engineers reviewing the STM32U545REI6Q datasheet, STM32U545REI6Q pinout, STM32U545REI6Q application, or STM32U545REI6Q equivalent, key selection criteria include TrustZone-enabled secure boot, sub-µA low-power modes (e.g., 90 nA Shutdown), integrated SMPS voltage scaling, Octo-SPI on-the-fly decryption, and PSA Level 3/SESIP3 certification for firmware integrity.
Technical Context
The device implements a dual-cache ART Accelerator (8 KB instruction cache + 4 KB data cache) enabling zero-wait-state execution at 160 MHz. Its power architecture integrates an embedded LDO and configurable SMPS step-down converter with dynamic voltage scaling and switch-on-the-fly capability.
Security is enforced via Arm TrustZone®, securable I/Os/peripherals/memories, Root of Trust with unique boot entry and HDP, and dedicated accelerators: two AES coprocessors (one DPA-resistant), PKA, HASH, CORDIC, FMAC, and NIST SP800-90B-compliant TRNG.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, DSP extensions - enables secure real-time control with hardware-isolated secure/non-secure worlds. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports high-throughput signal processing and multi-threaded RTOS workloads in resource-constrained systems. |
| Memory | 512 KB flash (ECC, RWW, 100 kcycles) + 274 KB SRAM (up to 64 KB with ECC) - ensures data integrity and concurrent code/data execution during firmware updates. |
| Low-Power Modes | 90 nA Shutdown, 200 nA Standby, 3.0 µA Stop 2 with 16 KB SRAM - extends battery life in always-on IoT endpoints without sacrificing wake-up responsiveness. |
| Crypto Acceleration | Dual AES (1 with DPA resistance), PKA, HASH, OTFDEC, TRNG - offloads TLS handshake, secure boot, and encrypted external memory access from CPU. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (hardware oversampling), dual 12-bit DAC, OPAMP with PGA, ultra-low-power comparator - enables precision sensor interfacing and closed-loop analog control. |
| Communication | 1 CAN FD, 4 I²C FM+, 5 USART/LPUART, 1 USB FS host/device, 1 SAI, Octo-SPI - supports mixed wired/wireless connectivity in industrial gateways and audio edge devices. |
Pinout & Package
STM32U545REI6Q is packaged in a 48-pin UFQFPN (7 × 7 mm, 0.5 mm pitch) with exposed thermal pad. This compact, lead-free ECOPACK2-compliant package supports high-density PCB layouts and efficient thermal dissipation in space-constrained designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Main, analog, and I/O supply rails | Independent 1.71–3.6 V domains enable mixed-signal integrity and flexible power sequencing. |
| VSS, VSSA, VSSIO2 | Ground references | Separate analog/digital/power-ground pins minimize noise coupling in precision ADC/DAC operation. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors and push-button recovery. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, flash, or SRAM) at power-up; sampled on NRST release. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 82 fast GPIOs, most 5V-tolerant, with interrupt capability and independent 1.08–3.6 V supply options for mixed-voltage interfacing. |
| PF0–PF15 | Octo-SPI interface signals | Dedicated pins for high-speed external memory expansion (XIP, on-the-fly decryption) with minimal routing complexity. |
| PA9/PA10, PB14/PB15 | USB_FS D+/D− | Full-speed USB transceiver with internal PHY - eliminates need for external USB components in host/device applications. |
| PD0/PD1 | OSC_IN/OSC_OUT | 4–50 MHz crystal oscillator inputs - supports precise timing for RTC, communication baud rates, and clock-critical peripherals. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC→DMA→AES→SRAM) while CPU remains in Stop 2 - reduces active time and extends battery life in sensor logging. |
| TrustZone + Secure Boot | Hardware-enforced isolation between secure firmware (SFI, TF-M compliant) and non-secure application - prevents unauthorized firmware modification and runtime code injection. |
| SMPS + LDO Power Management | Integrated switch-mode power supply with dynamic voltage scaling and seamless LDO fallback - achieves optimal efficiency across load conditions without external PMIC. |
| On-the-Fly Octo-SPI Decryption (OTFDEC) | Decrypts external flash contents transparently during XIP execution - secures firmware IP while maintaining full performance of external memory mapping. |
| ULPMark™-CP Score | 464 - industry-leading benchmark for energy efficiency in active mode, validating suitability for battery-powered edge AI inference and wireless telemetry. |
Applications
| Smart Utility Metering | Secure Industrial Gateway |
|---|---|
Use Scenario: Battery-powered gas/water meters transmitting encrypted consumption data over NB-IoT/LPWAN every 15 minutes. IC Role / Device Role / Timing Role: Primary MCU executing secure metering firmware, managing sensor reads, crypto signing, and low-duty-cycle radio scheduling. Use Value: 90 nA Shutdown current and LPBAM enable >10-year battery life; PSA Level 3 certification satisfies utility cybersecurity compliance requirements. | Use Scenario: Edge gateway aggregating Modbus RTU, CAN FD, and RS-485 fieldbus data before forwarding to cloud via TLS-secured Ethernet/Wi-Fi. IC Role / Device Role / Timing Role: Central controller handling protocol translation, secure OTA updates, and real-time deterministic I/O response. Use Value: Dual AES + PKA accelerates TLS 1.2/1.3 handshakes; 274 KB SRAM supports multiple concurrent protocol stacks and local data buffering. |
| Wearable Health Monitor | Automotive Body Control Module (BCM) |
Use Scenario: Clinical-grade wearable measuring ECG, SpO₂, and motion via analog front-end, storing encrypted logs locally. IC Role / Device Role / Timing Role: Signal acquisition MCU with integrated OPAMP, 14-bit ADC, and secure data storage using HUK-based encryption. Use Value: Ultra-low-power analog chain (370 nA Standby w/RTC) preserves battery during sleep; TRNG and secure key generation meet HIPAA/FDA data-at-rest requirements. | Use Scenario: Low-power BCM node controlling door locks, lighting, and window lifts in 12 V automotive systems with ASIL-B functional safety alignment. IC Role / Device Role / Timing Role: Safety-aware controller managing CAN FD communication, watchdog supervision, and fail-safe I/O monitoring. Use Value: 125 °C extended temperature rating and built-in CRC/flash ECC ensure reliability in under-hood environments; TrustZone isolates safety-critical firmware from infotainment updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | Higher memory (2 MB flash, 1 MB SRAM), dual-core Cortex-M33 + Cortex-M0+, additional peripherals (2x CAN FD, dual USB) | Targeted at complex edge AI gateways requiring larger firmware footprint and parallel processing | Select when needing >512 KB flash, dual-core partitioning, or second CAN FD channel - not drop-in compatible due to pin count and package differences. |
| NXP KW38 | ARM Cortex-M4F core, no TrustZone, lower crypto acceleration (no PKA/OTFDEC), BLE 5.0 radio integrated | Optimized for Bluetooth LE mesh sensor networks with minimal external components | Choose only for BLE-centric designs where integrated radio outweighs lack of PSA Level 3 certification and external memory security features. |
Compared with STM32U575ZIT6Q and NXP KW38, the STM32U545REI6Q offers the optimal balance of certified security, ultra-low-power efficiency, and Octo-SPI extensibility - making it ideal for cost-sensitive, battery-operated, and externally memory-dependent secure edge nodes where full dual-core capability is unnecessary.
Availability
STM32U545REI6Q is available at Aetrix Electronics and suitable for smart utility metering, secure industrial gateways, wearable health monitors, and automotive body control modules requiring stable component supply and long-term lifecycle assurance.
Supply support for STM32U545REI6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog chips for industrial, automotive, and consumer markets.
The STM32U5 series targets ultra-low-power, security-critical embedded applications - combining Arm TrustZone, PSA-certified firmware services, and advanced power gating to serve battery-operated and safety-regulated edge devices.
FAQ
What is the maximum operating temperature for STM32U545REI6Q?
The STM32U545REI6Q is rated for operation from –40 °C to +125 °C ambient temperature, validated per ST's industrial qualification standards. This extended range supports deployment in under-hood automotive modules, outdoor utility infrastructure, and industrial control cabinets without derating.
Does STM32U545REI6Q support external memory encryption during execution?
Yes - the integrated On-the-Fly Decryption Engine (OTFDEC) decrypts Octo-SPI external flash contents in real time during XIP (execute-in-place) operation. This enables secure firmware storage outside internal flash while maintaining full 160 MHz performance without CPU intervention.
How many wake-up pins are available in Shutdown mode?
The STM32U545REI6Q provides 23 dedicated wake-up pins in Shutdown mode, all capable of generating interrupts from deep sleep. These pins retain configuration and state across the 90 nA shutdown current state, enabling rapid, deterministic wake-up from external events like button presses or sensor triggers.
Is the USB interface limited to device-only operation?
No - the integrated USB full-speed controller supports both host and device roles, selectable at runtime via software configuration. It includes an internal PHY, transceiver, and endpoint buffers, eliminating external components for USB CDC, HID, or MSC class implementations in either mode.
STM32U545REI6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-UFBGA
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 47
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 15x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U545REI6Q FAQ
1.How can I place an order for STM32U545REI6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U545REI6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U545REI6Q reliable?
The price and inventory of STM32U545REI6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U545REI6Q is usually 5 days.
3.What payment methods are accepted for STM32U545REI6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U545REI6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U545REI6Q?
STM32U545REI6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U545REI6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U545REI6Q?
For technical support, including STM32U545REI6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U545REI6Q requirements.
6.How does Aetrix verify that STM32U545REI6Q is sourced from the original manufacturer or authorized distributors?
All STM32U545REI6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U545REI6Q meets industry standards.
7.What is the process for return or replacement of STM32U545REI6Q?
All STM32U545REI6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U545REI6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U545REI6Q part is unused and in its original packaging.
Return procedure for STM32U545REI6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U545REI6Q Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
