My Inquiry
My Account
STMicroelectronics STM32U545RET6
- Part No.:
- STM32U545RET6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32U545RET6.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,277
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U545RET6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and hardware crypto accelerators (AES, PKA, HASH, RNG). It delivers 240 DMIPS at up to 160 MHz and supports autonomous low-power operation down to 90 nA in Shutdown mode. It is used in battery-powered industrial sensors requiring secure firmware updates and real-time analog acquisition.
For engineers reviewing the STM32U545RET6 datasheet, STM32U545RET6 pinout, STM32U545RET6 application, or STM32U545RET6 equivalent, key selection criteria include TrustZone-enabled secure boot, LPBAM peripheral autonomy in Stop 2 mode, 14-bit ADC with 2.5-Msps sampling, Octo-SPI on-the-fly decryption, and dual 12-bit DACs with sample-and-hold.
Technical Context
The STM32U545RET6 integrates an Arm Cortex-M33 core with TrustZone for hardware-isolated secure and non-secure execution environments, MPU, FPU, and DSP extensions. Its ART Accelerator includes 8-KB instruction cache and 4-KB data cache, enabling zero-wait-state execution from flash and external memories.
Power management combines embedded LDO and SMPS step-down converter with dynamic voltage scaling and switch-on-the-fly capability. Low-power modes are orchestrated via FlexPowerControl, supporting LPBAM for DMA-driven peripheral autonomy even in Stop 2 (370 nA with RTC) and Stop 3 (1.4 µA with 16-KB SRAM).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, and DSP extensions - enables secure real-time control with deterministic floating-point math. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports high-throughput signal processing and multi-threaded RTOS workloads. |
| Memory | 512 KB flash (ECC, read-while-write, 100 kcycles), 274 KB SRAM (up to 64 KB with ECC) - ensures code integrity and robust data retention in harsh environments. |
| Low-Power Modes | 90 nA Shutdown, 370 nA Standby with RTC, 1.4 µA Stop 3 with 16-KB SRAM - extends battery life in always-on edge nodes. |
| Analog Peripherals | 14-bit ADC @ 2.5 Msps (hardware oversampling), dual 12-bit DACs with sample-and-hold, OPAMP with PGA, ultra-low-power comparator - enables precision sensor interface without external signal conditioning. |
| Security | SESIP3 & PSA Level 3 certified; TrustZone, secure boot, HUK, SFI, OTFDEC, AES/PKA/HASH/RNG accelerators - meets IEC 62443-3-3 and NIST SP800-90B requirements for firmware confidentiality and device identity. |
| Communication | 1 CAN FD, 1 USB FS (host/device), 4 I²C FM+, 5 USART/LPUART, 3 SPI + OCTOSPI, SAI, SDMMC - supports mixed wired/wireless gateway architectures with legacy and modern protocols. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with 64 pins, RoHS-compliant and ECOPACK2 certified. Pin functions validated per STMicroelectronics DS14216 Rev 5, Section 4.2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O power supplies | Independent 1.71–3.6 V domains enable mixed-voltage I/O (down to 1.08 V on 14 pins) and noise-isolated ADC operation. |
| VSS, VSSA | Digital and analog ground returns | Separate analog/digital ground pins reduce coupling noise in precision measurement applications. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE7 | General-purpose I/Os | Up to 82 fast I/Os with interrupt capability; most 5V-tolerant and configurable as secure/non-secure per TrustZone policy. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset supervision and tamper-triggered secure wipe. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, main flash, or SRAM); secured via RDP and password-protected debug access. |
| SWCLK, SWDIO | Serial Wire Debug interface | 2-pin debug port supporting SWD and JTAG; TrustZone-aware debug authentication prevents unauthorized firmware extraction. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → memory → timer → GPIO) without CPU wake-up - reduces active time in battery-constrained devices. |
| Octo-SPI On-the-Fly Decryption (OTFDEC) | Decrypts external encrypted flash content in real time during execution - eliminates need for RAM-based decryption and preserves memory footprint. |
| CORDIC + FMAC Co-processors | Hardware acceleration for trigonometric (sin/cos/tan) and filter coefficient computation - offloads >90% of CPU cycles in motor control and audio preprocessing. |
| Secure Firmware Installation (SFI) | Root-secure services (RSS) validate and install signed firmware images using embedded public-key verification - enforces chain-of-trust from boot to application update. |
| VBAT Domain with RTC & Backup SRAM | Retains RTC calendar, 32 × 32-bit registers, and 2-KB backup SRAM during main power loss - enables time-stamped event logging in energy-harvesting systems. |
Applications
| Industrial Wireless Sensor Node | Secure Smart Meter |
|---|---|
Use Scenario: Battery-powered temperature/humidity/pressure node transmitting encrypted telemetry via LoRaWAN every 15 minutes. IC Role / Device Role / Timing Role: Main controller executing LPBAM-driven ADC sampling, AES-CTR encryption, and CAN FD or UART-to-LoRa bridge logic; RTC provides precise wake-up scheduling. Use Value: 90 nA Shutdown current extends 2-AA battery life beyond 10 years; TrustZone isolates metering firmware from communication stack to prevent tampering. | Use Scenario: Electricity meter with tamper detection, secure firmware OTA, and real-time tariff calculation. IC Role / Device Role / Timing Role: Secure system-on-chip managing metrology ADC (via dedicated analog domain), cryptographic signing of consumption logs, and secure boot validation before each power cycle. Use Value: PSA Level 3 certification satisfies EN 13757-3 and DLMS/COSEM compliance; hardware RNG and HUK ensure unique per-device key generation. |
| Medical Wearable Monitor | Asset Tracking Beacon |
Use Scenario: ECG/PPG patch continuously acquiring biosignals, detecting arrhythmia, and alerting via BLE when anomaly occurs. IC Role / Device Role / Timing Role: Real-time signal processor running CORDIC-based QRS detection and FMAC-based adaptive filtering; ultra-low-power comparators trigger wake-up on heartbeat events. Use Value: 14-bit ADC with 2.5-Msps oversampling achieves <65 dB SNR for clean ECG waveform capture; Stop 2 mode (4.6 µA) maintains BLE radio readiness without draining battery. | Use Scenario: GPS+BLE tracker attached to shipping container, reporting location every 6 hours with motion-triggered alerts. IC Role / Device Role / Timing Role: Power manager coordinating GPS cold start, GNSS acquisition, BLE advertising burst, and deep sleep; LPTIM timers maintain accurate interval timing across voltage scaling transitions. Use Value: SMPS + LDO dual-regulator architecture achieves >85% efficiency at 10–100 µA loads; 23 wake-up pins support external motion/vibration interrupt sources. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Higher memory (2 MB flash, 1 MB SRAM), dual-bank OCTOSPI, additional CAN FD channel, no 14-bit ADC - adds cost and power overhead. | Suitable for complex HMI gateways requiring external display interface and larger code space; over-specified for simple sensor nodes. | Select when needing >512 KB flash or dual OCTOSPI for parallel memory expansion; avoid if BOM cost sensitivity or minimal analog requirements dominate. |
| RA4M3G20CBH#AC0 | Arm Cortex-M33 (no TrustZone), 1 MB flash, 256 KB SRAM, 12-bit ADC only, no OTFDEC or PKA - lacks PSA Level 3 certification and hardware root of trust. | Fits cost-sensitive industrial controls where basic security suffices; requires software-based crypto and external secure element for full TLS. | Choose for non-certified applications with tight cost targets and no requirement for hardware-enforced secure boot or on-the-fly external memory decryption. |
Compared with STM32U545RET6, STM32U575ZIT6 offers greater memory scalability but higher static power and cost, while RA4M3G20CBH#AC0 reduces BOM cost but sacrifices PSA Level 3 assurance, TrustZone isolation, and hardware-accelerated asymmetric cryptography - making it unsuitable for regulated medical or utility metering deployments.
Availability
STM32U545RET6 is available at Aetrix Electronics and suitable for industrial wireless sensor nodes, secure smart meters, medical wearables, and asset tracking beacons requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for STM32U545RET6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors with focus on energy efficiency and security.
The STM32U5 series targets ultra-low-power, security-critical embedded applications - combining Arm TrustZone, PSA-certified firmware services, and sub-µA low-power modes for battery-operated IoT endpoints and industrial edge devices.
FAQ
What is the maximum operating temperature range for STM32U545RET6?
The STM32U545RET6 is qualified for industrial operation from –40 °C to +85 °C and extended industrial operation up to +125 °C. This rating applies to all LQFP64 packages per DS14216 Rev 5, Section 5.3.1. Thermal derating begins above 85 °C ambient, and junction temperature must remain below 125 °C under all operating conditions.
Does STM32U545RET6 support USB device and host modes simultaneously?
No, the integrated USB full-speed controller supports either device or host mode - not both simultaneously. Mode selection is configured at runtime via the USB_OTG_FS_GUSBCFG register. Dual-role operation requires external USB switch logic and careful state management, as the peripheral lacks native dual-role controller hardware.
How many wake-up pins does STM32U545RET6 support in Shutdown mode?
The STM32U545RET6 supports exactly 23 dedicated wake-up pins in Shutdown mode, as confirmed in DS14216 Rev 5, Section 3.9.3. These include all GPIOs configurable as EXTI lines (excluding JTAG/SWD pins), plus dedicated VBAT and tamper inputs. Each wake-up source can trigger a reset or transition to Standby mode with RTC enabled.
Is the 14-bit ADC available in all low-power modes?
The 14-bit ADC (ADC1) is fully operational in Run, Sleep, and Stop 1 modes. In Stop 2 mode, only the 12-bit ADC4 remains autonomous with hardware oversampling; ADC1 is disabled. This distinction is documented in DS14216 Rev 5, Sections 3.25.1 and 3.25.2, and impacts design choices for ultra-low-power continuous monitoring.
STM32U545RET6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 51
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 17x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U545RET6 FAQ
1.How can I place an order for STM32U545RET6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U545RET6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U545RET6 reliable?
The price and inventory of STM32U545RET6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U545RET6 is usually 5 days.
3.What payment methods are accepted for STM32U545RET6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U545RET6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U545RET6?
STM32U545RET6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U545RET6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U545RET6?
For technical support, including STM32U545RET6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U545RET6 requirements.
6.How does Aetrix verify that STM32U545RET6 is sourced from the original manufacturer or authorized distributors?
All STM32U545RET6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U545RET6 meets industry standards.
7.What is the process for return or replacement of STM32U545RET6?
All STM32U545RET6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U545RET6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U545RET6 part is unused and in its original packaging.
Return procedure for STM32U545RET6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U545RET6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
