My Inquiry
My Account
STMicroelectronics STM32U545VEI6Q
- Part No.:
- STM32U545VEI6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-UFBGA
- Datasheet:
-
STM32U545VEI6Q.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100UFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,145
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U545VEI6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and hardware crypto accelerators including dual AES engines and PSA Level 3 certification. It operates from 1.71 V to 3.6 V across –40 °C to +125 °C and achieves 240 DMIPS at up to 160 MHz-used in secure industrial sensor nodes requiring autonomous low-power operation with cryptographic integrity.
For engineers reviewing the STM32U545VEI6Q datasheet, STM32U545VEI6Q pinout, STM32U545VEI6Q application, or STM32U545VEI6Q equivalent, key selection criteria include TrustZone-enforced peripheral isolation, LPBAM-enabled peripheral autonomy in Stop 2 mode, 90 nA Shutdown current, Octo-SPI on-the-fly decryption, and 14-bit ADC with 2.5-Msps sampling for edge AI inference in battery-powered IIoT endpoints.
Technical Context
The STM32U545VEI6Q implements a dual-cache Arm Cortex-M33 core (8 KB I-Cache, 4 KB D-Cache) with MPU, FPU, and DSP extensions, enabling zero-wait-state execution from flash at 160 MHz. Its FlexPowerControl architecture integrates SMPS + LDO, voltage scaling, and multiple low-power modes-including Stop 2 with autonomous 12-bit ADC and LPBAM DMA-triggered peripheral chains.
Security is architected via Arm TrustZone®, hardware root of trust (secure boot entry, HDP), SESIP3/PSA Level 3-certified crypto stack (SAES, PKA, HASH, RNG), and securable I/Os/memories/peripherals managed by GTZC. Clocking includes dual auto-trimmed oscillators (±0.25% accuracy) and three PLLs for system, USB, and audio domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, and DSP extensions-enables secure real-time control with deterministic interrupt latency and cryptographic isolation. |
| Max Clock / Performance | 160 MHz / 240 DMIPS-supports high-throughput signal processing (e.g., CORDIC/FMAC-accelerated motor control or audio filtering) without external clock sources. |
| Memory | 512 KB flash (ECC, RWW, 100 kcycles), 274 KB SRAM (up to 64 KB with ECC)-enables robust firmware updates and data logging in safety-critical applications. |
| Low-Power Modes | 90 nA Shutdown (23 wake-up pins), 370 nA Standby+RTC, 1.4 µA Stop 3 (16 KB SRAM retained)-extends battery life in always-on sensing nodes beyond 10 years. |
| Crypto Acceleration | Dual AES coprocessors (one DPA-resistant), PKA, HASH, TRNG (NIST SP800-90B compliant), OTFDEC for Octo-SPI-enables TLS 1.3 handshake in <100 ms and secure OTA firmware validation. |
| Analog Peripherals | 14-bit ADC @ 2.5 Msps (hardware oversampling), dual 12-bit DAC, OPAMP with PGA, ultra-low-power comparator-supports precision sensor conditioning and closed-loop analog control. |
| Communication | 1 CAN FD, 5 USART/LPUART, 4 I²C FM+, 3 SPI, 1 SAI, 1 USB FS host/device, SDMMC, OCTOSPI-enables multi-protocol connectivity in constrained-edge gateways. |
Pinout & Package
STM32U545VEI6Q is packaged in LQFP100 (14 × 14 mm, 0.5 mm pitch), a thermally robust, hand-solderable package suitable for industrial PCB assembly and EMI-sensitive environments. Pin count and layout support full peripheral routing-including dual ADC inputs, Octo-SPI bus, CAN FD differential pair, and dedicated TrustZone-secured debug pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | Supports dual-supply configuration: VCORE (1.1 V internal) and VDD (1.71–3.6 V); decoupling critical for 160 MHz operation and low-noise ADC performance. |
| VBAT | Backup domain supply | Provides independent power to RTC, 32 × 32-bit backup registers, and 2 KB backup SRAM during main power loss-enables tamper-resilient timekeeping and state retention. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset supervision and brown-out detection via PWR block-ensures deterministic startup after power recovery. |
| PA13/PA14 | SWDIO/SWCLK debug interface | Secure debug access enabled only when RDP level permits; TrustZone-gated-prevents unauthorized firmware extraction during field servicing. |
| PC10/PC11 | CAN FD_RX/CAN FD_TX | Differential transceiver interface compliant with ISO 11898-1:2015; supports bit rates up to 5 Mbps-enables real-time diagnostics in industrial automation networks. |
| PE2–PE7 | Octo-SPI IO0–IO7 | 8-line high-speed serial interface supporting XIP and on-the-fly decryption (OTFDEC)-allows direct code execution from encrypted external flash without CPU overhead. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → memory → timer trigger) while CPU remains in Stop 2-reduces active time by >95% in periodic sensor readout. |
| TrustZone + GTZC Peripheral Protection | Hardware-enforced isolation of secure/non-secure memory regions and peripherals (e.g., SAES, PKA accessible only in secure world)-eliminates software-based privilege escalation vectors. |
| Flexible Life Cycle Management | RDP (Readout Protection) levels + password-protected debug + secure hide protection area (HDP)-supports phased deployment: development → production → field update → end-of-life revocation. |
| ART Accelerator with Dual Cache | 8 KB instruction cache + 4 KB data cache reduce flash access stalls and external memory bandwidth demand-achieves 4.07 CoreMark®/MHz even with complex control loops. |
| On-the-Fly Decryption (OTFDEC) | Decrypts Octo-SPI external memory contents transparently during fetch-enables secure code storage in cost-effective off-chip flash without runtime decryption latency. |
Applications
| Industrial Sensor Node | Secure Edge Gateway |
|---|---|
Use Scenario: Battery-powered vibration/temperature monitoring node deployed in remote factory equipment with 10-year lifespan requirement. IC Role / Device Role / Timing Role: Main controller executing sensor fusion (ADC + OPAMP + CORDIC), managing LPBAM-triggered data acquisition, and performing TLS-secured MQTT publish via LPUART + cellular modem. Use Value: 90 nA Shutdown current and 370 nA Standby+RTC enable decade-long operation on a single CR2032; TrustZone isolates modem firmware from sensor processing logic. | Use Scenario: DIN-rail mounted gateway aggregating Modbus RTU, CAN FD, and BLE data for cloud upload in smart building HVAC systems. IC Role / Device Role / Timing Role: Central protocol translator with simultaneous CAN FD frame parsing, SDMMC-based log buffering, and USB FS host interface for field service tool connection. Use Value: Dual AES engines accelerate TLS 1.3 handshake for HTTPS cloud sync; Octo-SPI OTFDEC secures firmware images stored on external QSPI flash. |
| Medical Wearable | Smart Energy Meter |
Use Scenario: CE-certified ECG patch with real-time arrhythmia detection, Bluetooth LE telemetry, and tamper-evident battery-backed memory. IC Role / Device Role / Timing Role: Secure signal processor running FDA-approved algorithm on 14-bit ADC samples, storing encrypted patient data in backup SRAM, and enforcing secure boot before each session. Use Value: PSA Level 3 certification validates cryptographic integrity for regulatory submission; 14-bit ADC oversampling achieves <1 µV RMS noise floor required for clinical-grade waveform fidelity. | Use Scenario: ANSI C12.22-compliant electricity meter with anti-tampering features, metrology-grade ADC, and secure firmware update over PLC or RF mesh. IC Role / Device Role / Timing Role: Metrology controller interfacing with isolated sigma-delta ADC, managing RTC-calibrated billing intervals, and validating signed firmware packages using PKA-based ECDSA verification. Use Value: Hardware unique key (HUK) binds firmware signatures to device identity; VBAT-powered RTC ensures accurate time-of-use billing during grid outages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | Higher memory (2 MB flash, 1 MB SRAM), dual-core (Cortex-M33 + Cortex-M0+), no Octo-SPI but adds Ethernet MAC and JPEG codec | Targeted at HMI-rich edge controllers requiring display rendering and network bridging-not optimized for minimal footprint or sub-µA sleep | Select when needing integrated Ethernet or asymmetric multiprocessing; avoid if BOM cost or thermal envelope is constrained. |
| NXP KW38 | ARM Cortex-M33 + BLE 5.0 radio on-die, 512 KB flash, 128 KB SRAM, no TrustZone, lower crypto acceleration (single AES) | Optimized for Bluetooth LE endpoint devices with integrated RF-lacks CAN FD, Octo-SPI, and PSA Level 3 certification | Select for BLE-centric wireless sensors where RF integration outweighs need for industrial bus support or highest security assurance. |
Compared with STM32U575ZIT6Q and KW38, the STM32U545VEI6Q delivers superior ultra-low-power efficiency (90 nA Shutdown), industrial connectivity breadth (CAN FD + Octo-SPI), and certified security (PSA Level 3 + SESIP3), making it optimal for resource-constrained, safety-aware IIoT nodes where external RF or display are unnecessary.
Availability
STM32U545VEI6Q is available at Aetrix Electronics and suitable for industrial sensor nodes, secure edge gateways, medical wearables, and smart energy meters requiring stable component supply across extended product lifecycles.
Supply support for STM32U545VEI6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors with vertical fabrication capability.
The STM32U5 series targets ultra-low-power, high-security embedded applications-designed specifically for battery-operated industrial, medical, and smart infrastructure devices demanding PSA-certified cryptography and sub-µA sleep currents.
FAQ
What is the maximum operating temperature range for STM32U545VEI6Q?
The STM32U545VEI6Q is qualified for operation from –40 °C to +125 °C ambient temperature, validated per AEC-Q100 Grade 2 requirements. This extended range supports deployment in under-hood automotive modules, industrial motor drives, and outdoor utility metering enclosures without derating.
Does STM32U545VEI6Q support secure firmware updates over-the-air?
Yes-it supports secure OTA updates via TF-M (Trusted Firmware-M), leveraging hardware root of trust, secure boot, PKA-accelerated ECDSA signature verification, and OTFDEC-decrypted firmware images stored in external Octo-SPI flash. All update stages enforce TrustZone isolation between secure and non-secure worlds.
Can the 14-bit ADC operate autonomously in low-power modes?
Yes-the 14-bit ADC1 can sample and store data to memory via LPDMA while the CPU remains in Stop 2 mode, with hardware oversampling and digital filtering enabled. This enables continuous sensor monitoring at <2 µA total system current without waking the core.
What debug interfaces are available and how is access secured?
SWD (PA13/PA14) and JTAG are supported, with access governed by RDP level and TrustZone debug permissions. At RDP Level 2, debug is permanently disabled; at Level 1, secure world debug is permitted only via authenticated secure monitor calls-preventing unauthorized firmware extraction or memory dump.
STM32U545VEI6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-UFBGA
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 79
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 18x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U545VEI6Q FAQ
1.How can I place an order for STM32U545VEI6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U545VEI6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U545VEI6Q reliable?
The price and inventory of STM32U545VEI6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U545VEI6Q is usually 5 days.
3.What payment methods are accepted for STM32U545VEI6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U545VEI6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U545VEI6Q?
STM32U545VEI6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U545VEI6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U545VEI6Q?
For technical support, including STM32U545VEI6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U545VEI6Q requirements.
6.How does Aetrix verify that STM32U545VEI6Q is sourced from the original manufacturer or authorized distributors?
All STM32U545VEI6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U545VEI6Q meets industry standards.
7.What is the process for return or replacement of STM32U545VEI6Q?
All STM32U545VEI6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U545VEI6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U545VEI6Q part is unused and in its original packaging.
Return procedure for STM32U545VEI6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U545VEI6Q Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
