My Inquiry
My Account
STMicroelectronics STM32U545VET6Q
- Part No.:
- STM32U545VET6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32U545VET6Q.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:433
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U545VET6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone® security, 512 KB flash, 274 KB SRAM, and hardware crypto accelerators including dual AES engines and PKA. It delivers 240 DMIPS at up to 160 MHz, supports LPBAM autonomous peripheral operation down to Stop 2 mode, and targets secure, battery-powered IoT edge nodes requiring long runtime and firmware integrity.
For engineers reviewing the STM32U545VET6Q datasheet, STM32U545VET6Q pinout, STM32U545VET6Q application, or STM32U545VET6Q equivalent, key selection criteria include its 90 nA Shutdown mode, PSA Level 3/SESIP3 certification, 14-bit 2.5-Msps ADC with Stop 2 autonomy, Octo-SPI on-the-fly decryption, and dual 12-bit DACs with sample-and-hold - all in a 100-pin LQFP package with 1.71–3.6 V operation.
Technical Context
The STM32U545VET6Q integrates an Arm Cortex-M33 core with TrustZone-enabled memory and peripheral isolation, MPU, FPU, and DSP extensions. Its ART Accelerator includes 8-KB instruction cache and 4-KB data cache, enabling zero-wait-state execution from flash and external memories at 160 MHz.
Power architecture combines embedded LDO and SMPS step-down converter with dynamic voltage scaling and switch-on-the-fly capability. Low-power modes are hierarchically structured: Shutdown (90 nA), Standby (200 nA), Stop 3 (1.4 µA with 16-KB SRAM), and Run mode (16.3 µA/MHz @ 3.3 V), all supported by 23 wake-up pins and VBAT-secured RTC + 2-KB backup SRAM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, and DSP extensions - enables secure, real-time deterministic control with hardware-enforced isolation. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports high-throughput signal processing and multi-threaded RTOS workloads without throttling. |
| Memory | 512 KB flash (ECC, RWW, 100 kcycles) + 274 KB SRAM (up to 64 KB with ECC) - ensures code resilience, data integrity, and large buffer allocation for sensor fusion or audio streaming. |
| Low-Power Modes | 90 nA Shutdown, 200 nA Standby, 1.4 µA Stop 3 (16-KB SRAM retained) - extends coin-cell battery life to years in always-on sensing applications. |
| Crypto Acceleration | Dual AES coprocessors (one DPA-resistant), PKA, HASH, TRNG (NIST SP800-90B), OTFDEC - offloads TLS handshake, secure boot, and encrypted external memory access. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (autonomous in Stop 2), dual 12-bit DACs, OPAMP with PGA, ultra-low-power comparator - enables precision sensor acquisition and analog actuation with minimal active power. |
| Communication | 1 CAN FD, 4 I²C FM+, 5 USART/LPUART, 3 SPI, 1 USB FS, 1 SAI, SDMMC, Octo-SPI - supports mixed wired/wireless edge node connectivity with legacy and modern protocols. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with exposed thermal pad; 100 pins including 82 fast I/Os (most 5V-tolerant), 14 I/Os with independent supply down to 1.08 V, and dedicated debug (SWD/JTAG), reset, and VBAT pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Main power supply and ground | Supports 1.71–3.6 V operation; decoupling required per datasheet layout guidelines to maintain low-noise analog performance. |
| VBAT | Backup domain supply | Provides continuous power to RTC, 32 × 32-bit backup registers, and 2-KB backup SRAM during main power loss. |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up; accepts external reset sources or push-button activation. |
| PA13/PA14 | SWDIO/SWCLK debug interface | Enables serial-wire debug and programming without JTAG pins; minimal 2-pin footprint for production programming and field diagnostics. |
| PC14/PC15 | LSE oscillator inputs | Connects 32.768 kHz crystal for RTC calendar accuracy and low-power clock source in Standby/Stop modes. |
| PF0–PF15 | General-purpose I/O bank | Configurable as GPIO, alternate function (e.g., TIM, ADC, SPI), or analog input; supports interrupt generation and wake-up from low-power states. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background-Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → memory → timer trigger) without CPU intervention, reducing active time and extending battery life in sensor logging. |
| TrustZone + GTZC | Hardware-enforced separation of secure/non-secure worlds with configurable memory/peripheral access rights - foundational for PSA-certified secure firmware updates and key storage. |
| Octo-SPI OTFDEC | Real-time decryption of external flash/XIP memory using AES-128/256 keys stored in HUK-protected registers - eliminates need for external secure memory while preserving code confidentiality. |
| CORDIC + FMAC | Hardware acceleration for trigonometric (sin/cos/tan) and filter coefficient computation - reduces CPU load in motor control, FFT-based analytics, and digital power supply regulation. |
| 14-bit ADC with Oversampling | 2.5-Msps sampling rate with up to 16× hardware oversampling yielding >16-bit effective resolution - suitable for high-fidelity current/voltage monitoring in energy metering or medical sensors. |
Applications
| Smart Utility Meter | Secure Industrial Sensor Node |
|---|---|
Use Scenario: Battery-powered electricity/water meter collecting voltage, current, and temperature data every 15 minutes, transmitting via NB-IoT or LoRaWAN. IC Role / Device Role / Timing Role: Main controller executing secure firmware, managing LPBAM-driven ADC sampling and RTC-triggered transmission windows, and performing AES-encrypted payload signing. Use Value: 90 nA Shutdown mode enables >10-year battery life; PSA Level 3 certification satisfies utility-grade firmware attestation requirements; Octo-SPI OTFDEC secures firmware updates over-the-air. | Use Scenario: Wireless vibration and temperature monitor mounted on rotating machinery in hazardous environments, operating unattended for 5+ years. IC Role / Device Role / Timing Role: Real-time edge processor acquiring analog sensor data via autonomous ADC in Stop 2 mode, running CORDIC-based FFT analysis, and triggering alerts via CAN FD or UART to gateway. Use Value: 1.4 µA Stop 3 mode preserves RAM state between measurements; dual AES engines accelerate TLS 1.3 handshakes for cloud telemetry; tamper detection prevents physical firmware extraction. |
| Medical Wearable Patch | Low-Power Audio Endpoint |
Use Scenario: Disposable ECG patch recording biopotential signals continuously for 72 hours, storing compressed data locally before Bluetooth transfer. IC Role / Device Role / Timing Role: Signal acquisition hub with 14-bit ADC oversampling, OPAMP-based front-end gain control, and secure storage of patient data in ECC-protected SRAM. Use Value: 274 KB SRAM allows full waveform buffering; TRNG and HUK enable unique device identity and session-key generation compliant with HIPAA encryption mandates. | Use Scenario: Voice-controlled smart speaker endpoint with far-field mic array, local wake-word detection, and low-latency audio playback via SAI/I²S. IC Role / Device Role / Timing Role: Audio subsystem controller handling PDM-to-I²S conversion, FIR filtering via FMAC, and secure audio path management using TrustZone-isolated drivers. Use Value: SAI interface supports 8-channel TDM audio; 160 MHz CPU + CORDIC enables real-time beamforming; 2.2 µA Stop 2 mode maintains audio buffer during silence detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575VIT6 | Same U5 series, but with 2 MB flash, 1 MB SRAM, dual-core (Cortex-M33 + Cortex-M0+), and enhanced crypto (AES-GCM, SHA-3) | Targeted at higher-complexity secure gateways requiring dual-core RTOS partitioning and larger OTA update payloads | Select when >512 KB flash or asymmetric core scheduling is required; not drop-in due to different memory map and peripheral clock tree. |
| NXP KW38Z169VHT4 | ARM Cortex-M0+ core, 160 KB flash, 32 KB SRAM, integrated BLE 5.0 radio, no TrustZone or advanced crypto accelerators | Optimized for Bluetooth LE sensor hubs where RF integration outweighs compute/security needs | Choose only if BLE SoC integration eliminates need for external transceiver; lacks PSA Level 3, LPBAM, and Stop 2 ADC autonomy. |
Compared with STM32U545VET6Q, the STM32U575VIT6 offers greater memory and dual-core flexibility at higher cost and power, while the KW38Z169VHT4 trades security and analog capability for integrated wireless - making the U545 optimal for standalone, certified, ultra-low-power edge controllers.
Availability
STM32U545VET6Q is available at Aetrix Electronics and suitable for smart utility meters, secure industrial sensor nodes, medical wearable patches, and low-power audio endpoints requiring stable component supply across multi-year production cycles.
Supply support for STM32U545VET6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32U5 series is engineered for ultra-low-power, secure edge intelligence - combining Arm TrustZone, PSA-certified firmware services, and sub-µA low-power modes to address battery-constrained IoT and industrial monitoring applications.
FAQ
What is the maximum operating temperature range for STM32U545VET6Q?
The STM32U545VET6Q is rated for –40 °C to +125 °C operation, validated across all low-power modes and peripheral functions per DS14216 Rev 5 Section 5.3.1. This extended range supports deployment in harsh industrial enclosures and automotive under-hood environments without derating.
Does STM32U545VET6Q support external memory interfaces beyond Octo-SPI?
No - the STM32U545VET6Q provides only one Octo-SPI interface (OCTOSPI1) for external memory expansion. It does not include FSMC, Quad-SPI, or HyperBus controllers. External code/data must be accessed via OCTOSPI1 with optional on-the-fly decryption (OTFDEC) enabled.
How many independent power domains does STM32U545VET6Q support for I/O voltage scaling?
The STM32U545VET6Q supports two independent I/O supply domains: VDDIO2 (for up to 14 pins, scalable down to 1.08 V) and VDDIO1 (main I/O bank, 1.71–3.6 V). This enables interfacing with both legacy 3.3 V peripherals and modern ultra-low-voltage sensors without level shifters.
Can the internal SMPS be used concurrently with the LDO regulator?
No - the embedded SMPS and LDO are mutually exclusive power supply options. The SMPS must be selected at boot via SYSCFG register configuration; switching between them requires a system reset. Concurrent operation is electrically prohibited and not supported by firmware libraries.
STM32U545VET6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 79
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 274K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 18x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U545VET6Q FAQ
1.How can I place an order for STM32U545VET6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U545VET6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U545VET6Q reliable?
The price and inventory of STM32U545VET6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U545VET6Q is usually 5 days.
3.What payment methods are accepted for STM32U545VET6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U545VET6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U545VET6Q?
STM32U545VET6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U545VET6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U545VET6Q?
For technical support, including STM32U545VET6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U545VET6Q requirements.
6.How does Aetrix verify that STM32U545VET6Q is sourced from the original manufacturer or authorized distributors?
All STM32U545VET6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U545VET6Q meets industry standards.
7.What is the process for return or replacement of STM32U545VET6Q?
All STM32U545VET6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U545VET6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U545VET6Q part is unused and in its original packaging.
Return procedure for STM32U545VET6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U545VET6Q Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
