My Inquiry
My Account
STMicroelectronics STM32U575AGI6Q
- Part No.:
- STM32U575AGI6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 169-UFBGA
- Datasheet:
-
STM32U575AGI6Q.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 169UFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,478
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U575AGI6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone® and FPU, delivering 240 DMIPS at up to 160 MHz. It integrates 2 MB Flash (with ECC), 786 KB SRAM, and supports LPBAM autonomous peripheral operation down to Stop 2 mode. Designed for battery-powered IoT edge nodes, it enables secure sensor fusion and real-time control in smart meters and wearable medical monitors.
For engineers reviewing the STM32U575AGI6Q datasheet, STM32U575AGI6Q pinout, STM32U575AGI6Q application, or STM32U575AGI6Q equivalent, key selection criteria include its 160 MHz max clock with ART Accelerator, 19.5 µA/MHz Run-mode efficiency, dual 14-/12-bit ADCs with hardware oversampling, TrustZone-enabled secure boot via HDP, and UCPD-based USB Type-C®/PD controller integration.
Technical Context
The device implements a dual-bank Flash architecture enabling read-while-write and 100 kcycle endurance on 512 KB, paired with configurable ECC coverage across 722–786 KB SRAM. Its FlexPowerControl system combines LDO and SMPS regulators with dynamic voltage scaling and on-the-fly switching to optimize power across operating modes.
TrustZone security includes securable I/Os, memory regions, and peripherals managed by GTZC, with root-of-trust established via unique boot entry and 512-byte OTP. The CORDIC and FMAC coprocessors accelerate trigonometric and filter computations without CPU intervention, while LPBAM enables DMA-driven peripheral chains in Stop 2 mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, and DSP extensions - enables secure, deterministic real-time execution with hardware isolation. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - achieved via 8-KB instruction cache (ART Accelerator) eliminating flash wait states. |
| Memory | 2-MB Flash (ECC, dual-bank RWW), 786-KB SRAM (ECC OFF) or 722-KB SRAM (ECC ON) - supports firmware updates and data integrity in safety-critical logging. |
| Low-Power Modes | 160 nA Shutdown, 530 nA Standby+RTC, 4.3 µA Stop 3 (full SRAM) - enables multi-year battery life in always-on sensing applications. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (hardware oversampling), dual 12-bit DACs, 2 op-amps with PGA, 2 ultra-low-power comparators - supports high-fidelity signal acquisition and analog actuation. |
| Security Features | TrustZone, 96-bit UID, NIST SP800-90B-compliant TRNG, HASH accelerator, Secure Firmware Installation (SFI) - meets PSA Level 3 and SESIP certification prerequisites. |
| Connectivity | 1x CAN FD, 1x USB OTG FS, 1x UCPD (USB Type-C®/PD), 6x USART, 4x I²C, 3x SPI, 2x SAI, 2x SDMMC - enables mixed wired/wireless edge gateway architectures. |
Pinout & Package
STM32U575AGI6Q is housed in a 48-pin UFQFPN package (7 × 7 mm, 0.5 mm pitch), optimized for space-constrained portable designs. Pin functions are validated per STMicroelectronics DS13737 Rev 10 Section 4.2 (Pin description) and Table 12 (UFQFPN48 pinout).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O supply rails | Independent 1.71–3.6 V domains enable mixed-signal precision and 5V-tolerant GPIO interfacing. |
| VSS, VSSA | Digital and analog ground references | Separate analog/digital ground pins minimize noise coupling into ADC/DAC paths. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE7 | General-purpose I/Os | Up to 136 fast I/Os; most 5V-tolerant, 14 support independent 1.08–3.6 V supply for low-voltage interface bridging. |
| BOOT0 | Boot mode selection | Hardwired low for main Flash boot; enables factory-programmed secure boot flow without external pull-up. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external supervisor ICs for system-level fault recovery. |
| UCPD1_CC1/CC2 | USB Type-C® configuration channel | Dedicated pins for UCPD controller negotiation of power role, data role, and alternate mode - no software stack overhead. |
| OSC_IN/OSC_OUT | External crystal oscillator interface | Supports 4–50 MHz crystals; enables precise timing for RTC, USB, and audio synchronization. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral sequences (e.g., ADC→DMA→memory) without CPU wake-up - reduces active time in Stop 2 mode. |
| FlexPowerControl with SMPS + LDO | Switches between buck converter and LDO on-the-fly during voltage scaling - achieves 4.3 µA Stop 3 current with full SRAM retention. |
| ART Accelerator with ICACHE/DCACHE | 8-KB instruction cache + 4-KB data cache eliminate wait states for Flash and external memory access - sustains 240 DMIPS at 160 MHz. |
| Secure Root of Trust (HDP + RDP) | Hardware-enforced secure hide protection area (HDP) and read-out protection (RDP) prevent unauthorized debug access and firmware extraction. |
| Dual ADC Architecture | 14-bit ADC1 (2.5 Msps, oversampling) + 12-bit ADC4 (2.5 Msps, autonomous in Stop 2) - supports concurrent high-res sensor sampling and low-power background monitoring. |
Applications
| Smart Utility Metering | Wearable Health Monitor |
|---|---|
Use Scenario: Tamper-resistant electricity/gas/water meter with real-time consumption analytics and secure over-the-air firmware updates. IC Role / Device Role / Timing Role: Main application processor executing metering algorithms, managing secure TLS communication via UCPD/USB, and timestamping events using RTC with tamper detection. Use Value: 530 nA Standby+RTC extends battery life beyond 10 years; TrustZone isolates metering firmware from communication stacks to meet IEC 62056 and DLMS/COSEM security mandates. | Use Scenario: Continuous ECG/PPG monitoring patch with motion artifact compensation and local anomaly detection before cloud upload. IC Role / Device Role / Timing Role: Sensor hub aggregating analog front-end data (ADC1/ADC4), running CORDIC-based QRS detection, and managing Bluetooth LE connectivity via USART. Use Value: LPBAM enables ADC→DMA→SRAM transfers in Stop 2 mode, reducing average current to <2 µA during sleep cycles while preserving waveform buffers. |
| Industrial Wireless Sensor Node | Secure Edge Gateway |
Use Scenario: Battery-powered vibration/temperature node in predictive maintenance systems, transmitting encrypted telemetry via LoRaWAN or NB-IoT. IC Role / Device Role / Timing Role: Real-time controller acquiring multi-channel analog inputs, performing FFT via FMAC, and securing payloads with HASH/TRNG before transmission. Use Value: 19.5 µA/MHz Run-mode efficiency and 160 nA Shutdown allow >5-year operation on CR2477 coin cell; 96-bit UID enables device identity binding in PKI enrollment. | Use Scenario: Field-deployable gateway aggregating Modbus RTU, CAN FD, and BLE devices into secure MQTT/TLS uplinks to cloud platforms. IC Role / Device Role / Timing Role: Protocol translator with dual CAN FD interfaces, USB OTG host for field service tools, and UCPD for powered peripheral negotiation. Use Value: Dual Octo-SPI interfaces support external PSRAM/NOR for OTA update staging; Secure Firmware Upgrade (TF-M) ensures signed, verified image installation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U585AII6Q | Same U5 series, adds AES-256/GCM crypto engine and additional 32 KB SRAM; identical 48-pin UFQFPN package. | Required for TLS 1.3 handshake acceleration and larger secure firmware partitions. | Select when cryptographic throughput >10 Mbps or PSA Certified Level 3 compliance is mandatory. |
| RA4M3GBlj | Renesas RA4M3: Cortex-M33, 1 MB Flash, 384 KB SRAM, no TrustZone memory isolation; 64-pin LQFP package. | Lacks hardware-enforced secure world separation and LPBAM; higher active current (25 µA/MHz). | Consider only if legacy Renesas toolchain compatibility outweighs security and power advantages. |
Compared with STM32U575AGI6Q, the STM32U585AII6Q offers stronger cryptographic acceleration and expanded secure memory but at higher cost and BOM complexity, while the RA4M3GBlj sacrifices TrustZone isolation and ultra-low-power autonomy for simpler software porting - making the U575 optimal for cost-sensitive, battery-limited secure edge nodes.
Availability
STM32U575AGI6Q is available at Aetrix Electronics and suitable for smart utility metering, wearable health monitors, industrial wireless sensor nodes, and secure edge gateways requiring stable component supply across multi-year production cycles.
Supply support for STM32U575AGI6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs.
The STM32U5 series targets ultra-low-power, secure IoT endpoints - designed to deliver certified security (PSA Level 3), sub-µA standby operation, and real-time performance in resource-constrained environments.
FAQ
What is the maximum operating temperature range for STM32U575AGI6Q?
The STM32U575AGI6Q is rated for –40 °C to +125 °C operation, validated per DS13737 Rev 10 Section 5.3.1. This extended range supports deployment in harsh industrial enclosures and automotive under-hood applications where ambient temperatures exceed standard commercial limits.
Does STM32U575AGI6Q support external memory interfaces?
Yes - it integrates a Flexible Static Memory Controller (FSMC) supporting SRAM, PSRAM, NOR, NAND, and FRAM, plus two Octo-SPI interfaces for high-speed serial flash and RAM expansion. These interfaces operate independently of CPU load and retain functionality in Stop modes.
How does the UCPD peripheral differ from standard USB OTG in this MCU?
The UCPD (USB Type-C®/Power Delivery) controller is a dedicated hardware block supporting USB PD 3.0 negotiation, VCONN switching, and cable orientation detection - unlike the USB OTG FS controller, which handles data-only host/device roles. Both operate concurrently without resource conflict.
Can the 14-bit ADC achieve full resolution at 2.5 Msps with oversampling enabled?
No - at 2.5 Msps, the 14-bit ADC operates in standard mode. Hardware oversampling (up to 256×) trades speed for resolution: e.g., 16-bit effective resolution at 15.6 ksps. Oversampling is autonomous in Stop 2 mode, enabling low-power background acquisition without CPU involvement.
STM32U575AGI6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 169-UFBGA
- Series:
- STM32U5
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 24x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U575AGI6Q FAQ
1.How can I place an order for STM32U575AGI6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U575AGI6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U575AGI6Q reliable?
The price and inventory of STM32U575AGI6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U575AGI6Q is usually 5 days.
3.What payment methods are accepted for STM32U575AGI6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U575AGI6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U575AGI6Q?
STM32U575AGI6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U575AGI6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U575AGI6Q?
For technical support, including STM32U575AGI6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U575AGI6Q requirements.
6.How does Aetrix verify that STM32U575AGI6Q is sourced from the original manufacturer or authorized distributors?
All STM32U575AGI6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U575AGI6Q meets industry standards.
7.What is the process for return or replacement of STM32U575AGI6Q?
All STM32U575AGI6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U575AGI6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U575AGI6Q part is unused and in its original packaging.
Return procedure for STM32U575AGI6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U575AGI6Q Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
