STMicroelectronics STM32U575AII6Q
- Part No.:
- STM32U575AII6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 169-UFBGA
- Datasheet:
-
STM32U575AII6Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 169UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,019
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U575AII6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone®, FPU, and FlexPowerControl-featuring 240 DMIPS performance, 2 MB Flash (ECC), 786 KB SRAM, and operation from 1.71 V to 3.6 V across –40 °C to +125 °C. It integrates dual ADCs (14-bit/12-bit), 2 DACs, 2 op-amps, CAN FD, USB Type-C®/PD controller, and Octo-SPI for secure industrial sensor nodes and battery-powered IoT edge devices.
For engineers reviewing the STM32U575AII6Q datasheet, STM32U575AII6Q pinout, STM32U575AII6Q application, or STM32U575AII6Q equivalent, key selection criteria include TrustZone-enabled firmware isolation, sub-µA Stop 3 mode (1.9 µA with 16-KB SRAM), LPBAM autonomous peripheral operation, 96-bit unique ID, and UFBGA132 (7 × 7 mm) package compatibility with high-density PCB layouts.
Technical Context
The STM32U575AII6Q implements a dual-bank Arm Cortex-M33 core with TrustZone security partitioning, MPU, DSP extensions, and single-precision FPU-enabling concurrent secure/non-secure execution environments. Its ART Accelerator includes 8-KB instruction cache and 4-KB data cache, enabling zero-wait-state execution at up to 160 MHz.
Power architecture combines embedded LDO and SMPS step-down converter with dynamic voltage scaling and on-the-fly switching. Low-power modes are hierarchically structured: Shutdown (160 nA), Standby (210 nA), Stop 2 (4.0 µA), and Stop 3 (1.9 µA), all supporting DMA-driven autonomous peripheral operation via LPBAM without CPU wake-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, 240 DMIPS @ 160 MHz |
| Flash Memory | 2 MB with ECC, dual-bank read-while-write, 512 KB rated for 100 kcycles |
| SRAM | 786 KB total: 722 KB with optional ECC (up to 322 KB), 64 KB retained in Stop 2 |
| Low-Power Modes | Stop 3: 1.9 µA (16-KB SRAM), Shutdown: 160 nA (24 wake-up pins) |
| Analog Peripherals | 14-bit ADC @ 2.5 Msps (hardware oversampling), 12-bit ADC autonomous in Stop 2, 2× DAC, 2× op-amp with PGA, 2× comparator |
| Communication | CAN FD, USB OTG FS, USB Type-C®/PD controller, 6× USART, 4× I²C FM+, 2× SAI, 2× Octo-SPI, 2× SDMMC |
| Security | TrustZone-enforced memory/peripheral isolation, Secure Firmware Installation (SFI), HASH accelerator, NIST SP800-90B TRNG, 512-byte OTP |
Pinout & Package
STM32U575AII6Q uses a 132-ball UFBGA package (7 × 7 mm, 0.5 mm pitch, A0G8 variant), optimized for space-constrained industrial and portable applications. Pin functions support flexible peripheral remapping via SYSCFG and alternate function registers.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDIO2 | Main and I/O power supply | 1.71–3.6 V operation; VDDIO2 supports independent 1.08–3.6 V I/O supply for mixed-voltage interfacing |
| VSS, VSSA | Digital and analog ground | Separate analog ground plane required for ADC/DAC accuracy; decoupling mandatory per datasheet layout rules |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors and push-button debouncing circuits |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 136 fast I/Os; most 5V-tolerant; 14 support independent VDDIO1 supply down to 1.08 V for low-voltage logic interfacing |
| PC13–PC15 | RTC-related pins | PC13 = RTC_OUT/TSK, PC14/PC15 = 32.768 kHz LSE crystal oscillator connections; critical for calendar accuracy and VBAT retention |
| VBAT | Battery backup supply | Supplies RTC, 32×32-bit backup registers, and 2 KB backup SRAM during main power loss; accepts 1.65–3.6 V |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (ADC→DMA→memory→filter) without CPU involvement-functional down to Stop 2 mode |
| FlexPowerControl architecture | Integrates SMPS + LDO with dynamic voltage scaling and on-the-fly switching-reducing active-mode power by up to 30% vs. LDO-only designs |
| TrustZone + Secure Boot | Hardware-enforced isolation between secure/non-secure worlds; root of trust via unique boot entry and HDP (Hide Protection Area) |
| ART Accelerator with caches | 8-KB instruction cache + 4-KB data cache eliminate flash wait states at 160 MHz and accelerate external memory access latency |
| ULPMark™-CP score | 450 - industry-leading energy efficiency benchmark for ultra-low-power microcontrollers in cyclic sensing workloads |
Applications
| Industrial Sensor Node | Secure Edge Gateway |
|---|---|
Use Scenario: Battery-powered wireless vibration/temperature node in predictive maintenance systems, sampling every 5 seconds with local FFT analysis. IC Role / Device Role / Timing Role: Main controller executing TrustZone-secured firmware, managing LPBAM-triggered ADC acquisition, CORDIC-accelerated FFT, and CAN FD telemetry upload. Use Value: 1.9 µA Stop 3 current extends 2000-mAh battery life to >10 years; 14-bit ADC oversampling achieves ±0.1°C thermal resolution without external signal conditioning. | Use Scenario: Field-deployable gateway aggregating Modbus RTU, BLE, and LoRaWAN traffic before TLS-encrypted forwarding to cloud infrastructure. IC Role / Device Role / Timing Role: Secure host processor running TF-M-based PSA Certified firmware, orchestrating USB Type-C PD negotiation, dual SDMMC for firmware rollback storage, and hardware-accelerated TLS via SecureMark™-TLS (133,000). Use Value: Embedded HASH + TRNG + 512-byte OTP enables FIPS-compliant key provisioning; UFBGA132 footprint supports compact dual-layer PCB with EMI-shielded RF section. |
| Medical Wearable Monitor | Smart Energy Meter |
Use Scenario: CE-certified wrist-worn ECG/PPG monitor with real-time arrhythmia detection and Bluetooth LE telemetry. IC Role / Device Role / Timing Role: Real-time signal processor using FMAC for adaptive digital filtering, dual op-amps for analog front-end gain/offset control, and autonomous 12-bit ADC in Stop 2 mode. Use Value: 530 nA Standby with RTC ensures accurate time-of-event stamping for clinical logs; 2-KB backup SRAM retains last 30 seconds of raw waveform on power loss. | Use Scenario: DIN-rail mounted meter with metrology-grade ADC, tamper detection, and secure remote firmware updates over Power Line Communication (PLC). IC Role / Device Role / Timing Role: Trusted execution environment for IEC 62056-21 compliance, managing TAMP peripheral for case-open detection, CRC unit for firmware integrity, and 32-bit timers for precise PLC symbol timing. Use Value: Active tamper response disables secure peripherals within 10 µs; 96-bit UID enables device-specific certificate binding for PKI-based update authentication. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U585AII6Q | Same UFBGA132 package; adds AES-256/HMAC coprocessor, higher-temp grade (+125 °C), and enhanced tamper detection (active/passive) | Required for IEC 62443-3-3 Level 3 certified systems needing cryptographic acceleration and extended environmental robustness | Select when hardware-accelerated symmetric crypto and full tamper lifecycle management are mandatory-not drop-in compatible due to different OTP layout and debug lockdown behavior |
| NXP LPC55S69JBD100 | Arm Cortex-M33, 640 KB Flash, 320 KB SRAM, no Octo-SPI or USB Type-C PD controller; includes CASPER crypto engine | Suitable for cost-sensitive secure boot applications without high-bandwidth external memory or USB-C power negotiation needs | Prefer for BOM cost reduction where 2 MB Flash, CAN FD, and dual ADCs are unnecessary-requires redesign of memory interface and power delivery subsystems |
Compared with STM32U575AII6Q, the STM32U585 offers stronger cryptographic throughput and tamper resilience at higher cost and marginally increased power in active mode, while the LPC55S69 trades Flash/SRAM capacity and advanced peripherals for lower unit price and simpler power architecture-making each optimal for distinct security-performance-cost trade-offs.
Availability
STM32U575AII6Q is available at Aetrix Electronics and suitable for industrial sensor nodes, secure edge gateways, medical wearables, and smart energy meters requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for STM32U575AII6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32U5 series targets ultra-low-power, high-security embedded applications-including industrial IoT endpoints, medical devices, and smart meters-by integrating TrustZone, advanced power gating, and hardware-accelerated cryptography into a scalable MCU platform.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating?
The STM32U575AII6Q operates at up to 160 MHz with an ART Accelerator-enabled 240 DMIPS performance (1.5 DMIPS/MHz). This is measured under conditions of zero-wait-state execution from internal Flash using the Dhrystone 2.1 benchmark, confirmed in DS13737 Rev 10 Section 2.2 and Table 42.
Does STM32U575AII6Q support hardware encryption acceleration beyond TRNG and HASH?
No-this variant includes only the HASH hardware accelerator and NIST SP800-90B compliant TRNG. AES, HMAC, or PKA acceleration requires the STM32U585 (which adds CASPER crypto engine) or external secure element integration. The 512-byte OTP supports key storage but not algorithm execution.
How many wake-up pins are available in Shutdown mode, and what is their electrical behavior?
STM32U575AII6Q provides 24 dedicated wake-up pins in Shutdown mode, all configurable as level-sensitive inputs with internal pull-up/pull-down resistors. Each pin can generate a system wake-up event independently; no GPIO clock or power domain is active during Shutdown, and wake-up latency is ≤5 µs per DS13737 Rev 10 Section 3.9.3.
Is the UFBGA132 package RoHS and REACH compliant, and what is its moisture sensitivity level?
Yes-the UFBGA132 (A0G8) package is ECOPACK2 compliant, meeting RoHS Directive 2011/65/EU and REACH Regulation (EC) No. 1907/2006. Its moisture sensitivity level (MSL) is 3 per JEDEC J-STD-020, requiring floor life of 168 hours at ≤30 °C/60% RH and bake condition of 125 °C for 8 hours if exposed beyond limit.
STM32U575AII6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 169-UFBGA
- Series:
- STM32U5
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 24x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U575AII6Q FAQ
1.How can I place an order for STM32U575AII6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U575AII6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U575AII6Q reliable?
The price and inventory of STM32U575AII6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U575AII6Q is usually 5 days.
3.What payment methods are accepted for STM32U575AII6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U575AII6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U575AII6Q?
STM32U575AII6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U575AII6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U575AII6Q?
For technical support, including STM32U575AII6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U575AII6Q requirements.
6.How does Aetrix verify that STM32U575AII6Q is sourced from the original manufacturer or authorized distributors?
All STM32U575AII6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U575AII6Q meets industry standards.
7.What is the process for return or replacement of STM32U575AII6Q?
All STM32U575AII6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U575AII6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U575AII6Q part is unused and in its original packaging.
Return procedure for STM32U575AII6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U575AII6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

