STMicroelectronics STM32U575CGT6Q
- Part No.:
- STM32U575CGT6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM32U575CGT6Q.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,083
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U575CGT6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone® and FPU, delivering 240 DMIPS at up to 160 MHz. It integrates 2 MB Flash (with ECC), 786 KB SRAM, and supports LPBAM autonomous peripheral operation down to Stop 2 mode. Designed for battery-powered industrial sensors and secure IoT edge nodes requiring long runtime and cryptographic integrity.
For engineers reviewing the STM32U575CGT6Q datasheet, STM32U575CGT6Q pinout, STM32U575CGT6Q application, or STM32U575CGT6Q equivalent, key selection criteria include TrustZone-enabled secure boot, 160 nA Shutdown mode, 14-bit 2.5-Msps ADC with hardware oversampling, and dual Octo-SPI interfaces for external memory expansion.
Technical Context
The STM32U575CGT6Q implements a dual-bank Flash architecture with read-while-write capability and ECC protection, enabling safe firmware updates without halting execution. Its FlexPowerControl system combines LDO and SMPS regulators with dynamic voltage scaling, allowing real-time power mode transitions between Run (19.5 µA/MHz) and Stop 3 (1.9 µA with 16 KB SRAM retained).
TrustZone security is hardware-enforced across memory (Flash/SRAM), peripherals (I/Os, timers, ADCs), and boot flow - anchored by unique boot entry, secure hide protection area (HDP), and embedded root secure services (RSS) for secure firmware installation. The CORDIC and FMAC coprocessors accelerate trigonometric and filter computations independently of the CPU.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, and DSP extensions - enables secure, deterministic real-time control with hardware-isolated secure/non-secure worlds. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - achieved via 8-KB instruction cache (ART Accelerator), enabling zero-wait-state flash execution. |
| Memory | 2 MB Flash (ECC, dual-bank RWW), 786 KB SRAM (722 KB with ECC ON) - supports atomic firmware updates and fault-tolerant data logging. |
| Low-Power Modes | 160 nA Shutdown, 530 nA Standby with RTC - enables multi-year battery life in metering and environmental monitoring applications. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (hardware oversampling), 2×12-bit DAC, 2 op-amps with PGA, 2 ultra-low-power comparators - suitable for precision sensor signal conditioning. |
| Security Features | TrustZone, 96-bit UID, 512-byte OTP, HASH accelerator, NIST SP800-90B-compliant TRNG, Secure Firmware Upgrade (TF-M) - meets PSA Level 3 and SESIP certification requirements. |
| Communication Interfaces | 1×CAN FD, 6×U(S)ART, 4×I²C, 2×SAI, 2×Octo-SPI, 1×USB Type-C/USB PD controller, 2×SDMMC - supports mixed wired/wireless edge gateway architectures. |
Pinout & Package
STM32U575CGT6Q uses the UFQFPN48 (7 × 7 mm) package with 48 pins, optimized for space-constrained portable and wearable designs. Pin functions are validated per STMicroelectronics DS13737 Rev 10 Section 4.2 (Pin description) and Table 12 (Pin mapping for UFQFPN48).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O supply rails | Independent 1.71–3.6 V domains enable mixed-voltage I/O (up to 5 V tolerant on most pins) and low-noise analog operation. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 136 fast I/Os with interrupt capability; 14 support independent 1.08–3.6 V supply for interfacing with low-voltage peripherals. |
| PC13–PC15 | RTC oscillator inputs | LSE crystal connection (32.768 kHz) for calendar-grade timekeeping and wake-up from Stop/Standby modes. |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up; accepts 1.65–5.5 V logic levels and supports external reset sources. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, main Flash, or SRAM); sampled at reset and latched for secure boot enforcement. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → memory → timer → GPIO) without CPU involvement - reduces active time and extends battery life in sensor polling cycles. |
| FlexPowerControl with SMPS | Integrated step-down DC-DC converter replaces external regulator; achieves >85% efficiency at 100 mA and supports seamless on-the-fly switching between LDO/SMPS during voltage scaling. |
| Chrom-ART Accelerator (DMA2D) | Hardware-accelerated 2D graphics rendering offloads CPU for GUI-driven HMI applications - supports ARGB8888 blending and memory-to-memory transfers. |
| Secure Firmware Installation (SFI) | Root-of-trust boot process using embedded RSS validates firmware signature before execution - prevents unauthorized code injection during field updates. |
| VBAT domain retention | Maintains RTC operation, 32×32-bit backup registers, and 2 KB backup SRAM during main power loss - preserves time, state, and calibration data across power cycles. |
Applications
| Smart Utility Meter | Wearable Health Monitor |
|---|---|
Use Scenario: Battery-powered electricity/water/gas meter with tamper detection, metrology processing, and NB-IoT backhaul. IC Role / Device Role / Timing Role: Primary application MCU handling metrology ADC sampling, secure data encryption, RTC-based billing intervals, and low-power communication scheduling. Use Value: 160 nA Shutdown mode + LPBAM enables >10-year battery life; TrustZone isolates metrology firmware from communication stack to prevent credential leakage. |
Use Scenario: Compact ECG/PPG patch with real-time biosignal acquisition, motion compensation, and Bluetooth LE transmission. IC Role / Device Role / Timing Role: Sensor hub aggregating analog front-end data, running adaptive filtering (FMAC), managing BLE timing windows, and maintaining secure health data logs. Use Value: 14-bit 2.5-Msps ADC with hardware oversampling captures high-fidelity biosignals; 1.9 µA Stop 3 mode preserves SRAM context between heartbeat-triggered wake-ups. |
| Industrial Wireless Sensor Node | Secure Edge Gateway |
Use Scenario: LoRaWAN or Thread endpoint collecting temperature, humidity, and vibration data in factory environments. IC Role / Device Role / Timing Role: Low-power host MCU executing sensor fusion algorithms, managing radio sleep/wake cycles, and enforcing secure OTA update policies. Use Value: Dual Octo-SPI interfaces support external FRAM/NOR for robust firmware storage; CAN FD interface enables local fieldbus bridging to PLCs. |
Use Scenario: Multi-protocol gateway aggregating Modbus RTU, BLE, and Zigbee devices into TLS-secured cloud uplinks. IC Role / Device Role / Timing Role: Secure application processor running TF-M, managing TLS handshakes (SecureMark™-TLS = 133,000), and orchestrating protocol translation tasks. Use Value: Hardware HASH + TRNG accelerates TLS 1.2/1.3 handshake; 722 KB SRAM with ECC ensures integrity of decrypted payloads and session keys. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L562VET6 | Same Cortex-M33 core and TrustZone, but only 512 KB Flash, 256 KB SRAM, no Octo-SPI, and lower ULPMark™-CP (340 vs. 450). | Targeted at cost-sensitive, lower-feature edge nodes without external memory expansion needs. | Select when Flash/SRAM requirements are ≤512 KB and dual Octo-SPI is unnecessary - offers smaller footprint (LQFP100 vs. UFQFPN48) and lower BOM cost. |
| NXP KW38 | ARM Cortex-M4F core without TrustZone, integrated BLE 5.0 radio, 512 KB Flash, 128 KB SRAM, no CAN FD or Octo-SPI. | Optimized for BLE-centric wireless sensor hubs where radio integration outweighs general-purpose compute and security depth. | Choose when native BLE connectivity is mandatory and hardware-enforced security isolation is secondary to RF integration and antenna matching simplicity. |
Compared with STM32L562VET6, the STM32U575CGT6Q delivers 4× more Flash, dual Octo-SPI, and superior ultra-low-power metrics; versus KW38, it trades integrated BLE for deeper TrustZone isolation, CAN FD, and deterministic real-time performance - making it optimal for certified industrial gateways and secure metering.
Availability
STM32U575CGT6Q is available at Aetrix Electronics and suitable for smart utility meters, wearable health monitors, industrial wireless sensor nodes, and secure edge gateways requiring stable component supply across multi-year production cycles.
Supply support for STM32U575CGT6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs - with over 40 years of embedded systems expertise.
The STM32U5 series targets ultra-low-power, high-security applications including certified IoT endpoints and industrial edge devices, combining energy efficiency (ULPMark™-CP = 450) with PSA Certified Level 3 readiness and hardware root-of-trust.
FAQ
What is the maximum operating temperature range for STM32U575CGT6Q?
The STM32U575CGT6Q is rated for –40 °C to +125 °C ambient operation, validated per DS13737 Rev 10 Section 5.3.1. This extended range supports deployment in harsh industrial environments such as motor control cabinets and outdoor utility enclosures without derating.
Does STM32U575CGT6Q support hardware-accelerated cryptography beyond HASH?
Yes - in addition to the HASH accelerator, it includes a NIST SP800-90B-compliant True Random Number Generator (TRNG), 96-bit unique ID, 512-byte one-time programmable (OTP) memory, and secure boot ROM with embedded Root Secure Services (RSS) for authenticated firmware loading and TF-M-based secure firmware upgrades.
Can STM32U575CGT6Q operate from a single-cell Li-ion battery without external regulators?
Yes - its integrated SMPS step-down converter accepts 1.71–3.6 V input and supports direct connection to a single-cell Li-ion (2.7–4.2 V) with external inductor/capacitor. The SMPS can be dynamically switched with the LDO during runtime to optimize efficiency across load conditions, as specified in Section 3.9.1 of the datasheet.
How many wake-up pins are available in Standby mode?
The STM32U575CGT6Q provides 24 dedicated wake-up pins in Standby mode, confirmed in DS13737 Rev 10 Section 3.9.3. These pins retain interrupt capability while consuming only 210 nA (without RTC) or 530 nA (with RTC enabled), enabling responsive event-driven operation in battery-critical applications.
STM32U575CGT6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM32U5
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 33
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 10x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U575CGT6Q FAQ
1.How can I place an order for STM32U575CGT6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U575CGT6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U575CGT6Q reliable?
The price and inventory of STM32U575CGT6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U575CGT6Q is usually 5 days.
3.What payment methods are accepted for STM32U575CGT6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U575CGT6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U575CGT6Q?
STM32U575CGT6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U575CGT6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U575CGT6Q?
For technical support, including STM32U575CGT6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U575CGT6Q requirements.
6.How does Aetrix verify that STM32U575CGT6Q is sourced from the original manufacturer or authorized distributors?
All STM32U575CGT6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U575CGT6Q meets industry standards.
7.What is the process for return or replacement of STM32U575CGT6Q?
All STM32U575CGT6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U575CGT6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U575CGT6Q part is unused and in its original packaging.
Return procedure for STM32U575CGT6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U575CGT6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

