My Inquiry
My Account
STMicroelectronics STM32U575CIT6Q
- Part No.:
- STM32U575CIT6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM32U575CIT6Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 48LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,131
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U575CIT6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone® security, 240 DMIPS performance, 2 MB Flash (ECC), 786 KB SRAM, and integrated SMPS power management. It operates from 1.71 V to 3.6 V across –40 °C to +125 °C, supports LPBAM autonomous peripheral operation down to Stop 2 mode, and delivers 450 ULPMark™-CP for battery-powered industrial sensors and secure edge nodes.
For engineers reviewing the STM32U575CIT6Q datasheet, STM32U575CIT6Q pinout, STM32U575CIT6Q application, or STM32U575CIT6Q equivalent, key selection criteria include TrustZone-enabled secure boot, sub-µA low-power modes (160 nA Shutdown), dual ADCs (14-bit/12-bit), CAN FD interface, and UFQFPN48 package compatibility with space-constrained IoT endpoints.
Technical Context
The STM32U575CIT6Q implements a dual-bank Flash architecture with ECC and read-while-write capability, enabling secure over-the-air firmware updates without runtime interruption. Its ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache, supporting zero-wait-state execution at up to 160 MHz.
TrustZone® partitions memory and peripherals into secure/non-secure domains, enforced by the Global TrustZone Controller (GTZC) and securable I/Os. The embedded SMPS step-down converter operates alongside LDO, allowing dynamic voltage scaling and on-the-fly switching to optimize power efficiency in mixed-voltage subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, DSP extensions - enables secure real-time control with cryptographic acceleration and memory isolation. |
| Performance | 240 DMIPS @ 160 MHz - delivers deterministic response for motor control, audio processing, and multi-sensor fusion in resource-constrained edge devices. |
| Memory | 2 MB Flash (ECC, 2 banks, RWW), 786 KB SRAM (ECC OFF) - supports robust firmware storage, secure boot validation, and large buffer handling for protocol stacks. |
| Low-Power Modes | 160 nA Shutdown, 530 nA Standby with RTC - extends battery life to years in wireless sensor nodes and energy-harvesting applications. |
| Analog Peripherals | 14-bit ADC @ 2.5 Msps + 12-bit ADC @ 2.5 Msps (autonomous in Stop 2), 2× DAC, 2× OPAMP, 2× COMP - enables high-fidelity signal acquisition and closed-loop analog control without CPU wake-up. |
| Connectivity | CAN FD, USB OTG FS, UCPD (USB Type-C/Power Delivery), 6× USART, 4× I²C, 3× SPI, 2× SAI, 2× SDMMC - supports industrial fieldbus, secure device charging, and multi-interface gateway designs. |
| Security | Root of trust via unique boot entry, HDP, 96-bit UID, 512-byte OTP, HASH, CORDIC, FMAC, NIST SP800-90B TRNG - meets PSA Certified Level 3 and SESIP requirements for secure firmware installation and upgrade. |
Pinout & Package
STM32U575CIT6Q is housed in a 48-pin UFQFPN (7 × 7 mm, 0.5 mm pitch) package with exposed thermal pad. This compact, lead-free ECOPACK2-compliant package supports reflow soldering and provides optimal thermal dissipation for sustained operation in high-density PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Main power supply (1.71–3.6 V) | Supplies core, I/Os, and most peripherals; connects to SMPS/LDO output for efficient power delivery. |
| VSS | Ground reference | Digital ground plane connection; requires low-impedance layout to minimize noise coupling into analog sections. |
| PA0 | General-purpose I/O / ADC1_IN0 / TSC_G1_IO1 | Configurable for touch sensing, analog input, or GPIO; supports 5 V-tolerant operation when VDD_IO ≥ 2.0 V. |
| PA13 | SWDIO debug interface | Serial Wire Debug I/O pin - enables non-intrusive firmware debugging and programming without dedicated JTAG pins. |
| PA14 | SWCLK debug interface | Serial Wire Clock pin - synchronizes SWD communication; shared with JTCK in JTAG mode. |
| PC13 | RTC oscillator input (LSE) | Connects to 32.768 kHz crystal for precise real-time clock operation during all low-power modes including VBAT. |
| PF0 | Reset input (NRST) | Active-low external reset; internal pull-up ensures reliable startup after power-on or brownout recovery. |
| VDDA | Analog power supply | Separate 1.71–3.6 V supply for ADC/DAC/OPAMP - decoupling minimizes digital noise impact on analog accuracy. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → DMA → memory) to execute fully autonomously in Stop 2 mode - eliminates CPU wake-ups and reduces system power by >90% during sensing intervals. |
| FlexPowerControl with SMPS + LDO | Integrated step-down converter supports dynamic voltage scaling between 0.9 V and 1.2 V core voltage - cuts active-mode power by up to 40% vs. LDO-only operation at 160 MHz. |
| Secure Firmware Installation (SFI) | Embedded Root Secure Services (RSS) validate and install signed firmware images using hardware-accelerated HASH and TRNG - prevents unauthorized code execution from first boot. |
| Chrom-ART Accelerator (DMA2D) | Hardware raster operation engine accelerates GUI rendering (copy, fill, blend) - reduces CPU load by ~70% in HMI applications with color TFT displays. |
| CORDIC + FMAC coprocessors | Offloads trigonometric (sin/cos/tan) and filter coefficient calculations from CPU - improves real-time performance in motor control and digital power conversion algorithms. |
Applications
| Industrial Wireless Sensor Node | Secure Smart Metering Endpoint |
|---|---|
Use Scenario: Battery-powered temperature/humidity/pressure sensor node transmitting encrypted telemetry via LoRaWAN or NB-IoT every 15 minutes. IC Role / Device Role / Timing Role: Main controller executing LPBAM-triggered ADC sampling, AES-128 encryption, and radio stack scheduling; RTC maintains precise wake-up timing. Use Value: 160 nA Shutdown current and autonomous Stop 2 operation extend 2xAA battery life beyond 10 years; TrustZone isolates crypto keys from application firmware. |
Use Scenario: Electricity/water/gas meter with tamper detection, secure firmware update, and metrology-grade ADC acquisition. IC Role / Device Role / Timing Role: Metrology processor managing dual 14-bit ADC channels, RTC-based billing timestamps, and secure bootloader verification. Use Value: 14-bit ADC with hardware oversampling achieves <10 ppm THD for Class 0.5 accuracy; HDP and OTP protect calibration constants and tariff logic. |
| USB-C Powered Edge Gateway | Low-Power Human-Machine Interface |
Use Scenario: Industrial gateway with USB-C PD port for power negotiation, dual-band Wi-Fi/BLE coexistence, and local protocol translation (Modbus-to-Matter). IC Role / Device Role / Timing Role: Central hub managing UCPD controller, USB OTG host, and concurrent wireless stacks; SMPS dynamically adjusts Vcore based on compute load. Use Value: Integrated UCPD PHY eliminates external transceiver; 4.3 µA Stop 3 mode preserves context during USB suspend while maintaining BLE advertising readiness. |
Use Scenario: Touch-enabled medical device display with capacitive slider, audio feedback, and clinical-grade data logging. IC Role / Device Role / Timing Role: HMI controller running TSC for 22-channel touch sensing, SAI for stereo audio playback, and Chrom-ART for smooth UI animations. Use Value: TSC supports linear/rotary sliders with <5 µm resolution; CORDIC accelerates real-time FFT for sound-activity detection in ambient noise suppression. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L562VET6 | Same Cortex-M33 + TrustZone, but 1.14 MB Flash, 512 KB SRAM, no SMPS, lower ULPMark™-CP (340 vs. 450) | Lacks integrated SMPS and Octo-SPI; limited analog resources (single 12-bit ADC, no OPAMP) | Select when cost sensitivity outweighs power efficiency needs and external DC-DC is acceptable. |
| RA4M3GDB00FHI#AA0 | Arm Cortex-M33, 1 MB Flash, 384 KB SRAM, no SMPS, 250 ULPMark™-CP, Renesas Secure Crypto Engine | No CAN FD, no UCPD, no CORDIC/FMAC, different peripheral set (SCI instead of USART) | Choose for legacy Renesas ecosystem integration or where SCE-based AES/GCM suffices without TrustZone memory partitioning. |
Compared with STM32L562VET6 and RA4M3GDB00FHI#AA0, the STM32U575CIT6Q uniquely combines SMPS-based sub-µA power, dual high-speed ADCs with autonomous operation, CAN FD, and UCPD in a 48-pin UFQFPN - making it the only option meeting full functional and footprint requirements for next-gen secure, battery-operated industrial gateways.
Availability
STM32U575CIT6Q is available at Aetrix Electronics and suitable for industrial wireless sensor nodes, secure smart metering endpoints, USB-C powered edge gateways, and low-power human-machine interfaces requiring stable component supply across extended product lifecycles.
Supply support for STM32U575CIT6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32U5 series targets ultra-low-power, high-security embedded applications - combining Arm TrustZone, advanced power gating, and hardware crypto accelerators to enable trusted edge intelligence in constrained environments.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating of the STM32U575CIT6Q?
The STM32U575CIT6Q runs at up to 160 MHz with an ART Accelerator delivering 240 DMIPS (1.5 DMIPS/MHz). This performance level is sustained across its full operating temperature range (–40 °C to +125 °C) and supply voltage (1.71–3.6 V), verified per DS13737 Rev 10 Section 3.1 and Table 51.
Does the STM32U575CIT6Q support hardware-accelerated cryptographic operations?
Yes - it integrates HASH (SHA-1/SHA-224/SHA-256), a NIST SP800-90B compliant True Random Number Generator (TRNG), and Secure Firmware Installation (SFI) via embedded Root Secure Services (RSS). These features enable PSA Certified Level 3 compliance and secure boot without external crypto ICs.
What low-power modes are available, and what is the lowest achievable current consumption?
The device offers seven low-power modes: Shutdown (160 nA), Standby (210 nA), Standby with RTC (530 nA), Stop 3 (1.9 µA with 16 KB SRAM), Stop 2 (4.0 µA with 16 KB SRAM), and two Run modes. All values are measured at 3.3 V and 25 °C per Section 5.3.7 of DS13737 Rev 10.
Is the STM32U575CIT6Q pin-compatible with other STM32U5 variants in the same package?
Yes - all STM32U575xx devices in UFQFPN48 (e.g., STM32U575RIT6, STM32U575VIT6) share identical pinouts and electrical characteristics per Package Information Section 6.1 of DS13737 Rev 10. Function mapping differs only in peripheral enablement (e.g., Octo-SPI count), not pin assignment.
STM32U575CIT6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM32U5
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 33
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 10x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U575CIT6Q FAQ
1.How can I place an order for STM32U575CIT6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U575CIT6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U575CIT6Q reliable?
The price and inventory of STM32U575CIT6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U575CIT6Q is usually 5 days.
3.What payment methods are accepted for STM32U575CIT6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U575CIT6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U575CIT6Q?
STM32U575CIT6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U575CIT6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U575CIT6Q?
For technical support, including STM32U575CIT6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U575CIT6Q requirements.
6.How does Aetrix verify that STM32U575CIT6Q is sourced from the original manufacturer or authorized distributors?
All STM32U575CIT6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U575CIT6Q meets industry standards.
7.What is the process for return or replacement of STM32U575CIT6Q?
All STM32U575CIT6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U575CIT6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U575CIT6Q part is unused and in its original packaging.
Return procedure for STM32U575CIT6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U575CIT6Q Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
