STMicroelectronics STM32U575CIU6Q
- Part No.:
- STM32U575CIU6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-UFQFN Exposed Pad
- Datasheet:
-
STM32U575CIU6Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 48UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:328
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U575CIU6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, FPU, and 240 DMIPS performance at up to 160 MHz. It integrates 2 MB Flash (with ECC), 786 KB SRAM, dual 14-/12-bit ADCs, 2 DACs, 2 op-amps, CAN FD, USB Type-C®/PD controller, and Octo-SPI interfaces. Designed for battery-powered industrial sensors and secure edge nodes requiring long runtime and cryptographic integrity.
For engineers reviewing the STM32U575CIU6Q datasheet, STM32U575CIU6Q pinout, STM32U575CIU6Q application, or STM32U575CIU6Q equivalent, key selection criteria include its 160 MHz Cortex-M33 core with TrustZone, sub-µA Stop modes (e.g., 530 nA Standby with RTC), 2 MB Flash ECC support, hardware crypto accelerators (HASH, RNG, CORDIC), and UFQFPN48 package compatibility with space-constrained designs.
Technical Context
The STM32U575CIU6Q implements a dual-bank Flash architecture enabling read-while-write operation and supports TrustZone-enforced secure/non-secure world isolation for peripherals, memory, and I/Os. Its FlexPowerControl system enables autonomous low-power background operation via LPBAM, allowing DMA-driven peripheral activity down to Stop 2 mode without CPU intervention.
It features three PLLs - one for system clock (up to 160 MHz), one for USB/audio, and one for ADC - plus dual cache (8 KB ICACHE + 4 KB DCACHE) and ART Accelerator for zero-wait-state execution. Clock sources include 4–50 MHz HSE, 32 kHz LSE, and two autotrimmed internal oscillators (±0.25% accuracy).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M33 with TrustZone, FPU, MPU, 240 DMIPS @ 160 MHz |
| Flash Memory | 2 MB with ECC, dual-bank, 100 kcycle endurance on 512 KB section |
| SRAM | 786 KB total: 722 KB with optional ECC (up to 322 KB), 16 KB retained in Stop 3 |
| Low-Power Modes | 160 nA Shutdown, 530 nA Standby with RTC, 4.3 µA Stop 3 with full SRAM retention |
| Analog Peripherals | 14-bit 2.5-Msps ADC (autonomous in Stop 2), 12-bit 2.5-Msps ADC, 2×12-bit DAC, 2 op-amps with PGA, 2 ultra-low-power comparators |
| Connectivity | CAN FD, USB OTG FS, USB Type-C®/PD controller, 6x USART, 4x I²C, 3x SPI, 2x SAI, 2x SDMMC, 2x Octo-SPI |
| Security | TrustZone, secure boot with Root of Trust (HDP), SFI, TF-M support, HASH, NIST SP800-90B RNG, 96-bit UID, 512-byte OTP |
Pinout & Package
STM32U575CIU6Q uses the UFQFPN48 (7 × 7 mm) package with 0.5 mm pitch and exposed thermal pad. This compact, lead-free, ECOPACK2-compliant package supports high-density PCB layouts and efficient thermal dissipation for battery-operated applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Separate 1.71–3.6 V domains for core, analog, and I/O; enables independent voltage scaling and noise isolation |
| VSS, VSSA, VSSIO2 | Ground returns | Dedicated ground paths minimize coupling between digital, analog, and I/O sections |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 136 fast GPIOs; most 5V-tolerant, 14 with independent 1.08–3.6 V supply for mixed-voltage interfacing |
| PC13–PC15 | RTC/LSE interface | Supports 32.768 kHz crystal oscillator for calendar RTC with hardware calibration and tamper detection |
| PA11/PA12 | USB OTG FS D+/D− | Full-speed USB 2.0 transceiver with integrated PHY; no external components required |
| PD0/PD1 | UCPD CC1/CC2 | Dedicated pins for USB Type-C® configuration channel signaling and power delivery negotiation |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC→DMA→memory) without CPU wake-up, functional down to Stop 2 mode |
| FlexPowerControl with SMPS | Integrated step-down SMPS replaces external DC-DC converter; supports dynamic voltage scaling and on-the-fly switching with LDO fallback |
| ART Accelerator + Dual Cache | 8 KB instruction cache + 4 KB data cache eliminate flash wait states and accelerate external memory access at 160 MHz |
| Hardware Math Accelerators | CORDIC for real-time trigonometric computation and FMAC for FIR/IIR filtering - offloads CPU in motor control and sensor fusion |
| Secure Boot & Firmware Upgrade | Embedded Root Secure Services (RSS) enable authenticated secure firmware installation (SFI) and TF-M-based over-the-air updates with rollback protection |
Applications
| Industrial Wireless Sensor Node | Secure Smart Metering Endpoint |
|---|---|
|
Use Scenario: Battery-powered temperature/humidity/pressure node transmitting encrypted telemetry via LoRaWAN or NB-IoT every 15 minutes. IC Role / Device Role / Timing Role: Main MCU executing sensor acquisition, AES-128 encryption, and low-power radio stack; RTC triggers periodic wake-up and time-stamped logging. Use Value: 530 nA Standby with RTC enables >10-year battery life; TrustZone isolates crypto keys from application firmware; LPBAM automates ADC sampling without CPU overhead. |
Use Scenario: Electricity/water/gas meter with tamper detection, secure firmware updates, and metrology-grade analog front-end. IC Role / Device Role / Timing Role: System-on-chip handling metrology (dual ADC oversampling), secure storage (OTP + backup SRAM), and TLS-secured communication with utility backend. Use Value: 14-bit ADC with hardware oversampling achieves <100 ppm metrology accuracy; 96-bit UID and HDP enforce device identity and secure boot chain; VBAT domain retains RTC and 2 KB backup SRAM during main power loss. |
| Portable Medical Diagnostic Device | USB-C Powered Industrial Gateway |
|
Use Scenario: Handheld ECG or pulse oximeter with touch UI, Bluetooth LE, and clinical-grade signal processing. IC Role / Device Role / Timing Role: Real-time signal acquisition (op-amp + ADC), digital filtering (FMAC), display rendering (DMA2D), and BLE connectivity (LPUART + SAI). Use Value: Dual op-amps with PGA condition weak bio-signals; FMAC executes adaptive noise cancellation in real time; 1.9 µA Stop 3 mode preserves 16 KB context during button-sleep intervals. |
Use Scenario: DIN-rail gateway aggregating Modbus RTU, CAN FD, and Ethernet data, powered exclusively via USB-C PD (5–20 V). IC Role / Device Role / Timing Role: Central controller managing protocol translation, secure cloud upload, and USB-C PD negotiation using UCPD peripheral and dual-role power management. Use Value: Integrated UCPD controller handles CC logic, VCONN switching, and PD policy engine - eliminates external USB-C controller; SMPS accepts wide-input USB-C PD rails and regulates VCORE efficiently. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U585QII6Q | Same U5 series, adds integrated SMPS controller + 1 MB SRAM (vs. 786 KB), but no UCPD peripheral; larger UFBGA169 package | Better suited for higher-memory edge AI inference; lacks native USB-C PD negotiation capability | Select when USB-C PD is not required and >1 MB SRAM is critical for ML model buffering |
| RA4M3AFGB | Renesas RA4M3: Cortex-M4F, 100 MHz, 1 MB Flash, 256 KB SRAM, no TrustZone, lower ultra-low-power granularity (1.5 µA Stop mode) | Lacks hardware root of trust and fine-grained low-power autonomy (no LPBAM); targets cost-sensitive industrial HMI | Choose for non-security-critical applications where toolchain continuity with Renesas ecosystem outweighs TrustZone and sub-µA power needs |
Compared with STM32U585QII6Q, the STM32U575CIU6Q trades SRAM capacity and SMPS integration for USB-C PD controller and smaller UFQFPN48 footprint; versus RA4M3AFGB, it delivers superior security isolation, deeper low-power modes, and autonomous peripheral offload - critical for certified medical or utility-grade deployments.
Availability
STM32U575CIU6Q is available at Aetrix Electronics and suitable for industrial wireless sensor nodes, secure smart metering endpoints, portable medical diagnostic devices, and USB-C powered industrial gateways requiring stable component supply across multi-year production cycles.
Supply support for STM32U575CIU6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors.
The STM32U5 series is ST's flagship ultra-low-power secure MCU line, engineered for energy-constrained edge devices demanding both Arm TrustZone security and sub-microamp power efficiency - targeting certified IoT, medical, and utility infrastructure applications.
FAQ
What is the maximum operating frequency and associated DMIPS rating of the STM32U575CIU6Q?
The STM32U575CIU6Q operates at up to 160 MHz with an Arm Cortex-M33 core delivering 240 DMIPS (Dhrystone 2.1). This performance is sustained with zero wait states thanks to the 8 KB instruction cache and ART Accelerator, even when executing from internal Flash or external Octo-SPI memory.
Does the STM32U575CIU6Q support hardware-accelerated cryptography beyond RNG and HASH?
Yes - in addition to the NIST SP800-90B compliant True Random Number Generator and HASH accelerator, the device supports secure boot via embedded Root Secure Services (RSS), secure firmware installation (SFI), and TF-M-based firmware upgrades. It also includes a dedicated UCPD controller for USB-C Power Delivery cryptographic policy enforcement.
How does the LPBAM feature reduce system-level power consumption in practical use?
LPBAM enables autonomous peripheral operation - for example, configuring ADC sampling, DMA transfer to memory, and timer-triggered wakeup - entirely within Stop 2 mode without CPU involvement. This eliminates repeated wake-up/sleep transitions, reducing average current by up to 40% in sensor logging applications compared to traditional interrupt-driven polling.
What are the key thermal and mechanical specifications of the UFQFPN48 package used by STM32U575CIU6Q?
The UFQFPN48 package measures 7 × 7 mm with 0.5 mm pitch and an exposed thermal pad. Its θJA is 40.3°C/W (JEDEC standard board), and θJC is 12.5°C/W. The ECOPACK2-compliant construction ensures RoHS compliance and robust reflow solderability for high-volume SMT assembly.
STM32U575CIU6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-UFQFN Exposed Pad
- Series:
- STM32U5
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 33
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 10x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U575CIU6Q FAQ
1.How can I place an order for STM32U575CIU6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U575CIU6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U575CIU6Q reliable?
The price and inventory of STM32U575CIU6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U575CIU6Q is usually 5 days.
3.What payment methods are accepted for STM32U575CIU6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U575CIU6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U575CIU6Q?
STM32U575CIU6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U575CIU6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U575CIU6Q?
For technical support, including STM32U575CIU6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U575CIU6Q requirements.
6.How does Aetrix verify that STM32U575CIU6Q is sourced from the original manufacturer or authorized distributors?
All STM32U575CIU6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U575CIU6Q meets industry standards.
7.What is the process for return or replacement of STM32U575CIU6Q?
All STM32U575CIU6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U575CIU6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U575CIU6Q part is unused and in its original packaging.
Return procedure for STM32U575CIU6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U575CIU6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

