My Inquiry
My Account
STMicroelectronics STM32U575OGY3QTR
- Part No.:
- STM32U575OGY3QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 90-UFBGA, WLCSP
- Datasheet:
-
STM32U575OGY3QTR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 90UFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:3,366
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U575OGY3QTR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone® and FPU, delivering 240 DMIPS at up to 160 MHz. It integrates 2 MB Flash (with ECC), 786 KB SRAM, and supports LPBAM autonomous peripheral operation down to Stop 2 mode. Designed for secure, battery-constrained edge nodes, it enables real-time sensor fusion in industrial wireless sensors.
For engineers reviewing the STM32U575OGY3QTR datasheet, STM32U575OGY3QTR pinout, STM32U575OGY3QTR application, or STM32U575OGY3QTR equivalent, key selection criteria include TrustZone-enabled secure boot, sub-µA low-power modes (e.g., 160 nA Shutdown), dual ADCs (14-bit + 12-bit) with Stop 2 autonomy, and integrated UCPD for USB Type-C power delivery control.
Technical Context
The device implements Arm TrustZone for hardware-enforced isolation between secure and non-secure firmware execution, with Root of Trust established via unique boot entry and Secure Hide Protection Area (HDP). Its FlexPowerControl architecture enables dynamic voltage scaling and on-the-fly SMPS/LDO switching.
Core peripherals include two independent 14-bit/12-bit ADCs capable of autonomous conversion in Stop 2 mode, a CORDIC coprocessor for real-time trigonometric computation, and dual Octo-SPI interfaces supporting high-speed external memory expansion - all accessible under TrustZone-protected memory mapping.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, and DSP extensions - enables secure real-time control with deterministic interrupt latency. |
| Max Clock Speed | 160 MHz with ART Accelerator - achieves 0-wait-state execution from Flash, sustaining 240 DMIPS performance. |
| Flash Memory | 2 MB with ECC and read-while-write - supports robust firmware updates and dual-bank over-the-air (OTA) patching. |
| SRAM | 786 KB total (722 KB with ECC ON) - provides ample buffer space for cryptographic operations and sensor data aggregation. |
| Low-Power Modes | 160 nA Shutdown, 530 nA Standby with RTC - extends battery life in multi-year IoT deployments without external wake-up circuitry. |
| Analog Peripherals | 14-bit ADC @ 2.5 Msps + 12-bit ADC @ 2.5 Msps (autonomous in Stop 2), 2× DAC, 2× OPAMP, 2× COMP - enables high-fidelity analog sensing without CPU intervention. |
| Security Features | TrustZone, 96-bit UID, 512-byte OTP, HASH accelerator, NIST SP800-90B TRNG - meets PSA Certified Level 3 and SESIP requirements for secure firmware installation. |
Pinout & Package
STM32U575OGY3QTR uses a 48-pin UFQFPN package (7 × 7 mm, 0.5 mm pitch), optimized for compact, thermally efficient PCB layouts in space-constrained applications such as wearables and smart meters.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDIO2 | Core & I/O supply | 1.71–3.6 V dual-rail input; supports independent I/O voltage down to 1.08 V for mixed-voltage interfacing. |
| VSS, VSSA | Ground reference | Dedicated analog ground plane minimizes noise coupling into ADC/DAC paths. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 136 fast GPIOs; most 5V-tolerant and configurable as secure/non-secure per TrustZone policy. |
| PC13–PC15 | RTC oscillator inputs | Supports 32.768 kHz LSE crystal for calendar-accurate timekeeping in VBAT mode. |
| UCPD1_CC1/CC2 | USB Type-C CC line interface | Integrated UCPD controller handles USB PD negotiation and port role detection without external IC. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, Flash, or SRAM); secured via RDP level protection. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → memory → timer) to run unattended in Stop 2, reducing active CPU time by >90% in sensor polling loops. |
| ART Accelerator with ICACHE/DCACHE | 8 KB instruction cache + 4 KB data cache eliminate wait states for Flash and external memory access, sustaining peak 240 DMIPS at 160 MHz. |
| Secure Firmware Installation (SFI) | Leverages embedded Root Secure Services (RSS) to validate and install signed firmware images, preventing unauthorized code execution during field updates. |
| Dual Octo-SPI Interfaces | Supports XIP from up to two external memories simultaneously (e.g., code from NOR, data from PSRAM), expanding effective memory footprint beyond on-chip limits. |
| CORDIC + FMAC Coprocessors | Accelerates vector math (sin/cos/tan, sqrt) and digital filtering (IIR/FIR), offloading 85%+ of compute load from Cortex-M33 core in motor control or audio preprocessing. |
Applications
| Industrial Wireless Sensor Node | Smart Energy Meter |
|---|---|
Use Scenario: Battery-powered vibration/temperature node transmitting encrypted telemetry via LoRaWAN every 15 minutes. IC Role / Device Role / Timing Role: Primary application MCU managing sensor acquisition, TrustZone-secured crypto, LPBAM-triggered wake-up, and RTC-scheduled radio transmission. Use Value: 160 nA Shutdown current extends 2-AA battery life to >10 years; autonomous ADC+DMA chain eliminates CPU wake-ups during sampling. | Use Scenario: DIN-rail mounted meter with tamper detection, PLC communication, and local display. IC Role / Device Role / Timing Role: System controller handling metrology ADC interface, secure billing data storage, HPLC modem stack, and LCD driver via Chrom-ART. Use Value: Dual 14-bit/12-bit ADCs capture simultaneous voltage/current waveforms; VBAT-backed RTC maintains billing timestamp integrity during mains failure. |
| USB-C Powered Portable Medical Device | Secure Edge Gateway for Building Automation |
Use Scenario: Handheld pulse oximeter recharged and configured via USB-C with power delivery negotiation. IC Role / Device Role / Timing Role: Host MCU with integrated UCPD controller managing USB-C port policy, battery charging, SpO₂ signal processing, and BLE advertising. Use Value: On-die UCPD eliminates external PD controller BOM cost; TrustZone isolates BLE stack from medical algorithm firmware. | Use Scenario: Gateway aggregating BACnet MS/TP, KNX, and Zigbee endpoints with TLS-secured cloud upload. IC Role / Device Role / Timing Role: Secure network hub running TF-M-based PSA-certified OS, managing multiple protocol stacks and hardware-accelerated TLS handshakes. Use Value: 133,000 SecureMark™-TLS score validates hardware crypto throughput for concurrent TLS 1.3 sessions; 722 KB ECC-protected SRAM stores session keys safely. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L562VEJ6 | Same Cortex-M33 core, but only 512 KB Flash, no UCPD, no Octo-SPI, lower SRAM (256 KB) | Suitable for simpler secure nodes without USB-C or external memory expansion needs | Select when BOM cost sensitivity outweighs need for 2 MB Flash or USB-C power negotiation capability. |
| NXP LPC55S69JBD100 | Dual-core Cortex-M33, 640 KB Flash, no TrustZone memory partitioning, no LPBAM, higher active current (25 µA/MHz) | Better for asymmetric multiprocessing tasks, weaker on ultra-low-power autonomy and secure boot depth | Prefer when dual-core deterministic task splitting is required over sub-µA sleep fidelity or PSA Level 3 certification path. |
Compared with STM32L562VEJ6, STM32U575OGY3QTR delivers 4× more Flash, integrated UCPD, and deeper low-power autonomy; versus LPC55S69JBD100, it offers superior TrustZone implementation, LPBAM, and 3× lower Shutdown current - making it optimal for certified, battery-critical, USB-C–enabled edge devices.
Availability
STM32U575OGY3QTR is available at Aetrix Electronics and suitable for industrial wireless sensors, smart energy meters, USB-C powered medical devices, and secure building gateways requiring stable component supply across multi-year production cycles.
Supply support for STM32U575OGY3QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, and automotive-grade ICs with strong focus on energy efficiency and security.
The STM32U5 series targets ultra-low-power, security-critical edge applications - designed from the silicon up for PSA Certified Level 3, SESIP, and IEC 62443 compliance in industrial, medical, and infrastructure systems.
FAQ
What is the maximum operating temperature range for STM32U575OGY3QTR?
The device is rated for –40 °C to +125 °C ambient operation, validated per DS13737 Rev 10 Section 5.3.1. This extended range supports deployment in harsh environments such as industrial motor drives, outdoor utility meters, and automotive under-hood telemetry modules without derating.
Does STM32U575OGY3QTR support hardware-accelerated TLS?
Yes - it achieves 133,000 SecureMark™-TLS score using integrated AES-256, SHA-256, and PKA accelerators. The hardware crypto engine supports full TLS 1.2/1.3 handshake acceleration, including ECDH key exchange and certificate verification, with keys stored in TrustZone-protected SRAM.
How does LPBAM reduce system power consumption?
LPBAM enables peripherals (ADC, timers, DMA) to execute predefined data acquisition sequences autonomously in Stop 2 mode - without waking the CPU. For example, a 10-sample ADC burst triggered by LPTIM can store results to SRAM and signal completion via event, cutting active-mode time by up to 95% in periodic sensing applications.
Is the UCPD controller compliant with USB Type-C specification revision 2.1?
Yes - the integrated UCPD controller fully implements USB Type-C specification rev 2.1 and USB Power Delivery 3.0, including SOP'/SOP" messaging, VCONN switching, and Fast Role Swap. It supports programmable Rp/Rd terminations and CC logic analysis without external transceivers.
STM32U575OGY3QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 90-UFBGA, WLCSP
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U575OGY3QTR FAQ
1.How can I place an order for STM32U575OGY3QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U575OGY3QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U575OGY3QTR reliable?
The price and inventory of STM32U575OGY3QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U575OGY3QTR is usually 5 days.
3.What payment methods are accepted for STM32U575OGY3QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U575OGY3QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U575OGY3QTR?
STM32U575OGY3QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U575OGY3QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U575OGY3QTR?
For technical support, including STM32U575OGY3QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U575OGY3QTR requirements.
6.How does Aetrix verify that STM32U575OGY3QTR is sourced from the original manufacturer or authorized distributors?
All STM32U575OGY3QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U575OGY3QTR meets industry standards.
7.What is the process for return or replacement of STM32U575OGY3QTR?
All STM32U575OGY3QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U575OGY3QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U575OGY3QTR part is unused and in its original packaging.
Return procedure for STM32U575OGY3QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U575OGY3QTR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
