STMicroelectronics STM32U575OGY6QTR
- Part No.:
- STM32U575OGY6QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 90-UFBGA, WLCSP
- Datasheet:
-
STM32U575OGY6QTR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 90UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,404
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U575OGY6QTR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone®, FPU, and FlexPowerControl, delivering 240 DMIPS at up to 160 MHz. It integrates 2 MB Flash (ECC), 786 KB SRAM (ECC configurable), and supports LPBAM for autonomous peripheral operation down to Stop 2 mode. Used in battery-powered industrial sensors and secure IoT edge nodes requiring long runtime and cryptographic integrity.
For engineers reviewing the STM32U575OGY6QTR datasheet, STM32U575OGY6QTR pinout, STM32U575OGY6QTR application, or STM32U575OGY6QTR equivalent, key selection criteria include TrustZone-enabled secure boot, ULPMark™-CP score of 450, 160 nA Shutdown mode, and dual 14-/12-bit ADCs with hardware oversampling in Stop 2.
Technical Context
The device implements Arm TrustZone® for hardware-enforced isolation between secure and non-secure firmware execution, with root-of-trust established via unique boot entry and HDP-protected secure hide area. Its FlexPowerControl architecture enables dynamic voltage scaling and on-the-fly SMPS/LDO switching to optimize power across operating modes.
Core peripherals include two independent 14-bit/12-bit ADCs (2.5 Msps with oversampling), dual DACs, two op-amps with PGA, and a CORDIC/FMAC coprocessor for real-time trigonometric and filtering math. The GPDMA and LPDMA controllers remain functional in Stop modes, enabling sensor data acquisition without CPU wake-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, and DSP extensions - enables secure, deterministic real-time control with floating-point math acceleration. |
| Max Clock Speed | 160 MHz - delivers 240 DMIPS and 4.07 CoreMark®/MHz, supporting high-throughput signal processing in resource-constrained edge devices. |
| Flash Memory | 2 MB with ECC and read-while-write - ensures code integrity and concurrent firmware updates without interrupting operation. |
| SRAM | 786 KB total (722 KB with ECC ON) - provides ample buffer space for secure TLS stacks, audio buffers, or sensor fusion algorithms. |
| Low-Power Modes | 160 nA Shutdown, 530 nA Standby with RTC - extends battery life to years in metering or environmental monitoring applications. |
| Analog Peripherals | 14-bit ADC (2.5 Msps), 12-bit ADC (autonomous in Stop 2), 2× DAC, 2× op-amp, 2× comparator - supports precision analog sensing without external signal conditioning. |
| Security Features | TrustZone®, 96-bit UID, 512-byte OTP, HASH accelerator, NIST SP800-90B TRNG - meets PSA Certified Level 3 and SESIP requirements for secure firmware installation and upgrade. |
Pinout & Package
STM32U575OGY6QTR uses a 48-pin UFQFPN package (7 × 7 mm, 0.5 mm pitch), optimized for compact, thermally efficient PCB layouts in space-constrained IoT endpoints.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Independent 1.71–3.6 V domains for core, analog, and I/O - enable mixed-voltage system integration and noise isolation. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 136 fast I/Os, most 5V-tolerant; 14 support independent 1.08–3.6 V supply - simplify interface to legacy peripherals and level-shifting circuits. |
| BOOT0 | Boot mode selection | Hardware-configured boot source (system memory, flash, or SRAM) - enables field firmware recovery and secure bootloader activation. |
| NRST | Reset input | Active-low reset with internal pull-up; supports external reset supervision - ensures deterministic initialization after brown-out or watchdog timeout. |
| VBAT | Backup power supply | Powers RTC, 32×32-bit backup registers, and 2 KB backup SRAM - maintains timekeeping and critical state during main power loss. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → memory → timer trigger) without CPU involvement - reduces active time by >90% in sensor polling loops. |
| ART Accelerator with 8 KB I-Cache | Delivers zero-wait-state execution from Flash at 160 MHz - eliminates performance penalty of embedded Flash latency in real-time control loops. |
| Dual Octo-SPI interfaces | Supports XIP from external NOR/FRAM/PSRAM up to 133 MHz - expands code/data space while maintaining deterministic timing for safety-critical tasks. |
| Secure Firmware Installation (SFI) | Leverages embedded Root Secure Services (RSS) to validate and install signed firmware images - eliminates need for external secure element in cost-sensitive designs. |
| Chrom-ART Accelerator (DMA2D) | Offloads 2D graphics rendering (ARGB8888 → RGB565 conversion, image blending) from CPU - enables responsive GUI on low-power displays without frame buffer overhead. |
Applications
| Smart Utility Meter | Wearable Health Monitor |
|---|---|
Use Scenario: Battery-powered electricity/water meter with tamper detection, metrology ADC, and NB-IoT backhaul. IC Role / Device Role / Timing Role: Main controller executing secure metrology firmware, managing RTC calendar, and orchestrating LPBAM-triggered ADC sampling and crypto signing. Use Value: 19.5 µA/MHz Run mode and 530 nA Standby with RTC enable >10-year battery life; TrustZone isolates metrology code from communication stack. | Use Scenario: Clinical-grade wearable measuring ECG, SpO₂, and motion via analog front-end and inertial sensors. IC Role / Device Role / Timing Role: Sensor hub aggregating multi-channel analog data, performing real-time filtering (FMAC), and running secure BLE stack with encrypted OTA updates. Use Value: Dual 14-/12-bit ADCs with hardware oversampling achieve <10 µV ENOB; 4.3 µA Stop 3 mode preserves SRAM context during sleep between measurements. |
| Industrial Wireless Sensor Node | Secure Access Control Terminal |
Use Scenario: LoRaWAN node monitoring temperature, humidity, and vibration in harsh factory environments. IC Role / Device Role / Timing Role: Edge AI inference host (TinyML), managing CAN FD diagnostics bus, SDMMC logging, and ultra-low-power wake-on-event sensing. Use Value: CORDIC/FMAC accelerators reduce inference latency by 3× vs. software-only; 160 nA Shutdown mode minimizes quiescent drain during extended idle periods. | Use Scenario: Tamper-resistant door controller with fingerprint reader, secure element interface, and USB Type-C PD for power + data. IC Role / Device Role / Timing Role: Secure root-of-trust anchor handling biometric template storage, UCPD policy enforcement, and hardware-accelerated TLS handshake. Use Value: Embedded HASH + TRNG + OTP meet ISO/IEC 15408 EAL5+ requirements; UCPD controller manages bidirectional power negotiation and authenticated firmware update over USB-C. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L562VEJ6 | Same Cortex-M33 core but only 512 KB Flash, no Octo-SPI, lower ULPMark™-CP (380), no UCPD controller | Suitable for simpler secure sensor nodes without external memory expansion or USB-C PD | Select when Flash demand <1 MB and USB-C functionality is unnecessary - lower BOM cost and smaller footprint. |
| RA4M3GDB00 | Arm Cortex-M4F core, 1 MB Flash, no TrustZone, higher active current (32 µA/MHz), no LPBAM or VBAT-RTC retention | Better for motor control or audio DSP where FPU throughput outweighs security and ultra-low-power needs | Choose when deterministic FPU performance is prioritized over cryptographic isolation and sub-µA standby - requires external secure element for TLS. |
Compared with STM32L562VEJ6, STM32U575OGY6QTR adds 3× Flash capacity, Octo-SPI expandability, and integrated UCPD for USB-C ecosystems; versus RA4M3GDB00, it delivers certified security, 3× lower standby current, and autonomous low-power peripherals - critical for battery longevity and regulatory compliance.
Availability
STM32U575OGY6QTR is available at Aetrix Electronics and suitable for smart utility meters, wearable health monitors, industrial wireless sensor nodes, and secure access control terminals requiring stable component supply and long-term lifecycle assurance.
Supply support for STM32U575OGY6QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, and automotive ICs with strong focus on energy efficiency and security.
The STM32U5 series targets ultra-low-power, secure edge computing applications - designed to replace discrete security + MCU solutions with integrated TrustZone, cryptographic accelerators, and sub-µA power states for IoT and industrial endpoints.
FAQ
What is the maximum operating frequency and associated DMIPS rating?
The STM32U575OGY6QTR operates at up to 160 MHz, achieving 240 DMIPS per the Dhrystone 2.1 benchmark. This performance is sustained with zero-wait-state execution from Flash thanks to the 8 KB instruction cache (ART Accelerator), making it suitable for real-time control and signal processing in battery-constrained systems.
Does this MCU support hardware-accelerated cryptography beyond HASH and TRNG?
Yes - it includes dedicated accelerators for AES-128/256 (via CRYP peripheral), SHA-1/SHA-256 (HASH), and public-key operations (RSA/ECC via PKA). These are accessible through the STM32CubeU5 HAL libraries and validated against NIST CAVP test vectors, enabling TLS 1.2/1.3 handshakes in under 100 ms.
How does LPBAM differ from traditional DMA-based low-power operation?
LPBAM extends standard DMA by enabling full peripheral-to-peripheral data chains (e.g., ADC → memory → timer → DAC) without CPU intervention - even in Stop 2 mode. Unlike conventional DMA, it uses dedicated low-power triggers and state machines, reducing wake-up latency by up to 50% and eliminating CPU clock gating overhead in sensor aggregation workflows.
What package variant and RoHS status does STM32U575OGY6QTR use?
STM32U575OGY6QTR uses the UFQFPN48 (7 × 7 mm) package with 0.5 mm pitch and is ECOPACK2-compliant - meeting RoHS Directive 2011/65/EU and REACH SVHC requirements. The "QTR" suffix denotes tape-and-reel packaging for automated SMT assembly, with moisture sensitivity level (MSL) 3 per J-STD-020.
STM32U575OGY6QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 90-UFBGA, WLCSP
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U575OGY6QTR FAQ
1.How can I place an order for STM32U575OGY6QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U575OGY6QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U575OGY6QTR reliable?
The price and inventory of STM32U575OGY6QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U575OGY6QTR is usually 5 days.
3.What payment methods are accepted for STM32U575OGY6QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U575OGY6QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U575OGY6QTR?
STM32U575OGY6QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U575OGY6QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U575OGY6QTR?
For technical support, including STM32U575OGY6QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U575OGY6QTR requirements.
6.How does Aetrix verify that STM32U575OGY6QTR is sourced from the original manufacturer or authorized distributors?
All STM32U575OGY6QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U575OGY6QTR meets industry standards.
7.What is the process for return or replacement of STM32U575OGY6QTR?
All STM32U575OGY6QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U575OGY6QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U575OGY6QTR part is unused and in its original packaging.
Return procedure for STM32U575OGY6QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U575OGY6QTR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

