STMicroelectronics STM32U575OIY6QTR
- Part No.:
- STM32U575OIY6QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 90-UFBGA, WLCSP
- Datasheet:
-
STM32U575OIY6QTR.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 90UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,069
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U575OIY6QTR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone®, FPU, and FlexPowerControl - delivering 240 DMIPS at up to 160 MHz, 2 MB Flash (ECC), and 786 KB SRAM. It integrates dual 14-/12-bit ADCs, 2 DACs, 2 op-amps, CAN FD, USB Type-C®/PD controller, and Octo-SPI for secure, battery-powered industrial sensing and edge AI endpoint applications.
For engineers reviewing the STM32U575OIY6QTR datasheet, STM32U575OIY6QTR pinout, STM32U575OIY6QTR application, or STM32U575OIY6QTR equivalent, key selection criteria include TrustZone-enabled secure boot, sub-μA Stop 3 mode (1.9 µA with 16-KB SRAM), LPBAM autonomous peripheral operation, 96-bit unique ID, and UFBGA132 (7 × 7 mm) package compatibility with high-density PCB layouts.
Technical Context
This MCU implements a dual-bank Flash architecture supporting read-while-write and 100 kcycle endurance, paired with ECC-capable SRAM (722 KB with ECC ON). Its power system combines embedded LDO and SMPS step-down converter with dynamic voltage scaling and on-the-fly switching - enabling precise energy optimization across Run, Stop 2/3, Standby, and Shutdown modes.
The security subsystem leverages Arm TrustZone® to partition memory, peripherals, and I/Os into secure/non-secure worlds, enforced by GTZC and RDP-based life-cycle management. Root-of-trust is established via unique boot entry, HDP-protected secure hide area, and embedded RSS for Secure Firmware Installation (SFI) and TF-M–based firmware upgrades.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, and DSP extensions - enables secure real-time control with deterministic floating-point math. |
| Max Clock Speed | 160 MHz with ART Accelerator (0-wait-state execution) - sustains 240 DMIPS and 4.07 CoreMark®/MHz performance from Flash. |
| Memory | 2-MB Flash (ECC, dual-bank RWW) + 786-KB SRAM (722 KB with ECC ON) - supports robust firmware updates and data integrity in safety-critical systems. |
| Low-Power Modes | 1.9 µA Stop 3 (16-KB SRAM retained), 530 nA Standby with RTC - extends battery life in metering, wearables, and wireless sensor nodes. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (hardware oversampling), 12-bit 2.5-Msps ADC (autonomous in Stop 2), 2× DAC, 2× op-amp, 2× comparator - enables high-fidelity signal acquisition without CPU wake-up. |
| Security Features | TrustZone®, 96-bit UID, 512-byte OTP, HASH accelerator, NIST SP800-90B–compliant TRNG, tamper detection - meets PSA Level 3 and SESIP certification prerequisites. |
| Communication | CAN FD, USB OTG FS, USB Type-C®/PD controller, 6× USART, 4× I²C, 2× SAI, 2× SDMMC, 2× Octo-SPI - supports mixed wired/wireless connectivity in industrial gateways and smart peripherals. |
Pinout & Package
STM32U575OIY6QTR uses a 132-ball UFBGA package (7 × 7 mm, 0.5 mm pitch, A0G8 variant), optimized for compact, thermally efficient layouts in space-constrained IoT and portable medical devices.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply / ground | 1.71–3.6 V operation; separate VDDA/VSSA pins ensure analog noise isolation for precision ADC/DAC use. |
| VBAT | Backup domain supply | Enables RTC, 32×32-bit backup registers, and 2-KB backup SRAM retention during main power loss. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset supervision and brown-out detection coordination. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 136 fast I/Os; most 5V-tolerant, 14 support independent 1.08–3.6 V supply - ideal for mixed-voltage interface bridging. |
| PC13–PC15 | RTC oscillator inputs | Support 32.768 kHz crystal (LSE) for calendar-accurate timekeeping and low-power wake-up timing. |
| PF0–PF1 | SMPS control outputs | Drive external buck converter; enable dynamic voltage scaling between 0.9 V and 1.2 V core domains for optimal energy efficiency. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Permits DMA-driven peripheral chains (e.g., ADC → memory → timer → GPIO) without CPU involvement - reduces active time and extends battery life in sensor polling cycles. |
| FlexPowerControl with SMPS + LDO | Switches between integrated SMPS (high-efficiency >85% at medium load) and LDO (low-noise, fast transient response) on-the-fly - adapts to dynamic workload and noise-sensitive analog operation. |
| ART Accelerator with ICACHE/DCACHE | 8-KB instruction cache + 4-KB data cache eliminate wait states for Flash and external memory access - delivers consistent 160 MHz throughput and deterministic latency for real-time control loops. |
| CORDIC + FMAC coprocessors | Hardware-accelerated trigonometric (sin/cos/tan) and filter math (IIR/FIR) offload CPU cycles - critical for motor control, audio preprocessing, and sensor fusion algorithms. |
| Secure Firmware Installation (SFI) | Root-secured boot process using embedded RSS and HDP-protected keys - prevents unauthorized firmware loading and enforces cryptographic signature verification before execution. |
Applications
| Smart Utility Metering | Portable Medical Diagnostics |
|---|---|
Use Scenario: Battery-powered electricity/water/gas meters performing hourly consumption logging, tamper detection, and RF mesh reporting. IC Role / Device Role / Timing Role: Main application processor executing metrology algorithms, managing secure OTA updates, and coordinating ultra-low-power wake-up via RTC and LPBAM-triggered ADC sampling. Use Value: 1.9 µA Stop 3 mode preserves 16-KB SRAM context across months of standby; TrustZone isolates metrology firmware from communication stack to meet IEC 62443-3-3 SL2 requirements. | Use Scenario: Handheld ECG or pulse oximeter capturing analog biosignals, running real-time arrhythmia detection, and transmitting encrypted results via BLE or USB-C. IC Role / Device Role / Timing Role: Signal acquisition hub integrating 14-bit ADC oversampling, CORDIC-based QRS detection, and secure TLS handshake via HASH+TRNG acceleration. Use Value: Dual ADCs operate autonomously in Stop 2 mode; 512-byte OTP stores device-specific keys; USB Type-C PD controller enables universal charging and data transfer compliance. |
| Industrial Edge Gateway | Wireless Sensor Node |
Use Scenario: DIN-rail-mounted gateway aggregating Modbus RTU, CAN FD, and analog sensor data, then forwarding to cloud via Ethernet or LTE. IC Role / Device Role / Timing Role: Central protocol translator and security anchor - hosting TF-M for secure firmware updates, running CAN FD stacks, and managing multi-interface concurrency via GPDMA/LPDMA. Use Value: 2-MB Flash accommodates dual-application images; Octo-SPI interfaces external PSRAM/NOR for firmware staging; SMPS+LDO ensures stable power under variable load conditions. | Use Scenario: Solar-powered environmental node measuring temperature, humidity, and air quality, transmitting via LoRaWAN every 15 minutes. IC Role / Device Role / Timing Role: Ultra-low-power system-on-chip managing energy harvesting, autonomous sensor reading, and secure packet signing prior to radio transmission. Use Value: 160 nA Shutdown mode minimizes quiescent drain; LPBAM configures ADC→DMA→AES engine chain without waking CPU; 96-bit UID enables per-node identity binding in LoRaWAN JoinAccept flow. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U585AII6Q | Same U5 series, adds AES-256/HASH/PUF, higher temp grade (+125 °C), 1 MByte Flash, 512 KB SRAM - no Octo-SPI or USB Type-C PD controller. | Better suited for automotive body electronics requiring extended temperature and PUF-based key generation; lacks USB-C PD for consumer-facing charging interfaces. | Select when PUF and extended temperature outweigh need for USB-C PD and dual Octo-SPI expansion. |
| NXP LPC55S69JBD100 | Arm Cortex-M33, 320 KB Flash, 256 KB SRAM, no TrustZone memory isolation, no SMPS, 2.5 µA Stop mode - includes DSP-focused SDK and MCUXpresso toolchain. | Targeted at cost-sensitive audio processing and motor control; lacks hardware-enforced secure boot and sub-µA low-power modes required for decade-long battery deployments. | Prefer for rapid prototyping with NXP's ecosystem where ultra-low-power longevity and PSA-certifiable security are secondary. |
Compared with STM32U575OIY6QTR, STM32U585AII6Q trades USB-C PD and Octo-SPI for enhanced crypto acceleration and temperature range, while LPC55S69JBD100 offers lower BOM cost and simpler tooling but sacrifices certified security and sub-µA power efficiency essential for field-deployed infrastructure.
Availability
STM32U575OIY6QTR is available at Aetrix Electronics and suitable for smart utility metering, portable medical diagnostics, industrial edge gateways, and wireless sensor nodes requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for ISO 13485 and IEC 61508 programs.
Supply support for STM32U575OIY6QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components for industrial, automotive, and consumer markets.
The STM32U5 series is ST's flagship ultra-low-power secure MCU line, engineered for battery-operated endpoints demanding PSA Certified Level 3 security, ULPMark™-CP >450, and seamless integration of analog, digital, and connectivity peripherals in a single die.
FAQ
What is the maximum operating temperature for STM32U575OIY6QTR?
The STM32U575OIY6QTR is rated for operation from –40 °C to +125 °C ambient temperature, validated per its industrial-grade qualification (AEC-Q100 not applicable, but qualified to extended industrial temp range). This rating applies across all low-power modes and full-speed operation at 160 MHz when using the SMPS supply configuration with proper PCB thermal design.
Does STM32U575OIY6QTR support hardware-based secure boot?
Yes - it implements a root-of-trust boot sequence using unique boot entry, secure hide protection area (HDP), and embedded root secure services (RSS). Boot code is cryptographically verified against stored public keys in OTP before execution, and debug access is disabled unless RDP level permits - meeting PSA Certified Level 3 and IEC 62443-3-3 requirements.
Can the internal SMPS be used with external inductors and capacitors only?
Yes - the SMPS requires external 2.2 µH inductor and 10 µF output capacitor (with 1 µF ceramic bypass), plus optional compensation network. The controller supports automatic frequency foldback and on-the-fly switching with the internal LDO, enabling seamless transition between high-efficiency (SMPS) and low-noise (LDO) regulation based on real-time analog or RF activity.
How many wake-up pins are available in Shutdown mode?
STM32U575OIY6QTR provides 24 dedicated wake-up pins in Shutdown mode, each configurable as edge- or level-sensitive triggers. These pins retain functionality while drawing only 160 nA total current, and can initiate wake-up to Run mode within 5 µs - enabling rapid response to external events such as button press, motion detection, or alarm signal in always-on monitoring systems.
STM32U575OIY6QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 90-UFBGA, WLCSP
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U575OIY6QTR FAQ
1.How can I place an order for STM32U575OIY6QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U575OIY6QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U575OIY6QTR reliable?
The price and inventory of STM32U575OIY6QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U575OIY6QTR is usually 5 days.
3.What payment methods are accepted for STM32U575OIY6QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U575OIY6QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U575OIY6QTR?
STM32U575OIY6QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U575OIY6QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U575OIY6QTR?
For technical support, including STM32U575OIY6QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U575OIY6QTR requirements.
6.How does Aetrix verify that STM32U575OIY6QTR is sourced from the original manufacturer or authorized distributors?
All STM32U575OIY6QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U575OIY6QTR meets industry standards.
7.What is the process for return or replacement of STM32U575OIY6QTR?
All STM32U575OIY6QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U575OIY6QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U575OIY6QTR part is unused and in its original packaging.
Return procedure for STM32U575OIY6QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U575OIY6QTR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

