My Inquiry
My Account
STMicroelectronics STM32U575QII6TR
- Part No.:
- STM32U575QII6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 132-UFBGA
- Datasheet:
-
STM32U575QII6TR.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 132UFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,569
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U575QII6TR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone®, FPU, 240 DMIPS performance, 2 MB Flash (ECC), and 786 KB SRAM - deployed in battery-powered industrial sensors, secure IoT edge nodes, and portable medical monitors requiring sub-μA standby operation and hardware root-of-trust.
For engineers reviewing the STM32U575QII6TR datasheet, STM32U575QII6TR pinout, STM32U575QII6TR application, or STM32U575QII6TR equivalent, key selection criteria include verified LPBAM autonomous peripheral operation in Stop 2 mode, 160 nA Shutdown current with 24 wake-up pins, TrustZone-secured boot and memory partitioning, and dual Octo-SPI interface support for external code/data execution.
Technical Context
This MCU implements a dual-bank Flash architecture enabling read-while-write operations and supports voltage scaling with integrated SMPS + LDO for dynamic power optimization across Run, Stop 2, and Stop 3 modes. Its TrustZone security enforces strict isolation between secure and non-secure firmware states at hardware level, including securable I/Os, memories, and peripherals.
The device integrates three PLLs (system/USB/audio), two independent ADCs (14-bit @ 2.5 Msps and 12-bit @ 2.5 Msps with Stop 2 autonomy), and dedicated low-power DMA controllers (GPDMA/LPDMA) that remain functional in all Stop modes - enabling sensor fusion and real-time signal processing without CPU wake-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M33 with TrustZone, FPU, MPU, 240 DMIPS @ 160 MHz |
| Flash Memory | 2 MB with ECC, dual-bank, 100 kcycle endurance, read-while-write enabled |
| SRAM | 786 KB total: 722 KB with optional ECC (up to 322 KB), 64 KB retained in Stop 2 |
| Low-Power Modes | 160 nA Shutdown (24 wake-up pins), 530 nA Standby+RTC, 4.3 µA Stop 3 with full SRAM |
| Security | TrustZone-enabled memory/peripheral isolation, 96-bit unique ID, 512-byte OTP, HASH accelerator, NIST SP800-90B TRNG |
| Analog Peripherals | 14-bit ADC @ 2.5 Msps (hardware oversampling), 12-bit ADC autonomous in Stop 2, 2× DAC, 2× OPAMP with PGA, 2× ultra-low-power comparators |
| Connectivity | 1× CAN FD, 6× USART (incl. LIN/IrDA/modem), 4× I²C FM+, 2× SAI, 1× USB OTG FS, 1× UCPD, 2× Octo-SPI, 2× SDMMC |
Pinout & Package
STM32U575QII6TR uses a 48-pin UFQFPN package (7 × 7 mm, 0.5 mm pitch) with exposed thermal pad, optimized for compact, thermally constrained designs. Pin functions include VDD/VSS power rails, 38 general-purpose I/Os (most 5V-tolerant), multiple clock inputs (HSE/LSE), reset (NRST), debug (SWDIO/SWCLK), and dedicated peripheral signals for USB, CAN FD, Octo-SPI, ADC, DAC, and TSC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Core and I/O domain supply (1.71–3.6 V); separate VDDA/VSSA for analog section ensures noise immunity for ADC/DAC |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE15 | General-purpose I/Os | Up to 136 fast I/Os; most are 5V-tolerant and support interrupt generation; up to 14 support independent 1.08–3.6 V supply for mixed-voltage interfacing |
| NRST | Reset input | Active-low reset with internal pull-up; supports external reset assertion and programmable reset timing via RCC |
| SWDIO, SWCLK | Debug interface | Serial Wire Debug (SWD) pins for programming and real-time debugging; compatible with ST-LINK and standard ARM debug tools |
| PA13–PA15 | USB OTG FS | D+/D− and ID pins for full-speed USB device/host operation; integrated transceiver eliminates need for external PHY |
| PD0–PD1 | CAN FD | TX/RX differential pair for Controller Area Network Flexible Data-Rate communication up to 5 Mbps |
| PF0–PF7 | Octo-SPI #1 | Dual 4-bit or single 8-bit interface supporting XIP from external NOR/PSRAM/FRAM with on-the-fly decryption |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC→DMA→memory→filter) without CPU involvement, functional down to Stop 2 mode |
| VBAT Domain | Supplies RTC, 32×32-bit backup registers, and 2 KB backup SRAM independently - maintains timekeeping and critical state during main power loss |
| ART Accelerator with ICACHE/DCACHE | 8 KB instruction cache + 4 KB data cache eliminate wait states for flash/external memory access, sustaining 160 MHz core performance |
| Secure Firmware Installation (SFI) | Leverages embedded Root Secure Services (RSS) to validate and install signed firmware images with immutable boot entry and HDP protection |
| CORDIC + FMAC Coprocessors | Hardware acceleration for trigonometric (sin/cos/tan), vector magnitude, and digital filter coefficient computation - offloads CPU in motor control and sensor fusion |
Applications
| Industrial Sensor Node | Secure Wearable Health Monitor |
|---|---|
Use Scenario: Wireless temperature/humidity/pressure node operating on coin-cell battery for 5+ years in factory automation. IC Role / Device Role / Timing Role: Main controller executing LPBAM-driven ADC sampling, sensor fusion, BLE packet assembly, and secure OTA updates. Use Value: 160 nA Shutdown current and 530 nA Standby+RTC enable multi-year battery life; TrustZone isolates BLE stack from sensor firmware to prevent privilege escalation. | Use Scenario: ECG/PPG patch continuously monitoring vital signs with local anomaly detection and encrypted cloud upload. IC Role / Device Role / Timing Role: Real-time signal acquisition (14-bit ADC @ 2.5 Msps), CORDIC-based QRS detection, and TLS-secured transmission via USB/UCPD. Use Value: 4.3 µA Stop 3 with full SRAM preserves waveform buffers during sleep; SecureMark™-TLS score of 133,000 validates hardware-accelerated crypto throughput. |
| Smart Utility Meter | Portable Diagnostic Instrument |
Use Scenario: Battery-backed electricity/water meter with tamper detection, metrology-grade sampling, and PLC/RF mesh backhaul. IC Role / Device Role / Timing Role: Metrology engine (dual ADC synchronized sampling), tamper event handler (TAMP), and secure firmware updater (SFI + TF-M). Use Value: Active tampers + 96-bit UID + OTP ensure field-deployed integrity; 109 ULPMark™-PP confirms low-power precision timing for metrology cycles. | Use Scenario: Handheld ultrasound or point-of-care analyzer requiring high-resolution analog front-end, real-time image processing, and USB-C power delivery. IC Role / Device Role / Timing Role: Analog acquisition hub (2× OPAMP + 2× DAC + DCMI), Chrom-ART DMA2D graphics accelerator, and UCPD controller for USB-C negotiation. Use Value: Chrom-ART enables zero-CPU rendering of B-mode overlays; UCPD handles USB-C PD contract negotiation and VBUS control without external IC. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U585QII6TR | Same package and pinout; adds AES-256/GCM/SHA-256 crypto accelerators and higher-temperature grade (–40 °C to +125 °C) | Required for automotive cabin modules or industrial gateways needing extended temp range and GCM authenticated encryption | Select when hardware-accelerated AEAD crypto and 125 °C operation are mandatory; otherwise STM32U575QII6TR offers identical low-power and peripheral features at lower cost |
| RA4M3GDB00FJ#AC0 | Arm Cortex-M4F core, 1 MB Flash, 384 KB SRAM, no TrustZone; 2.7–3.6 V supply only; 1.2 μA Stop mode (no RTC) | Suitable for cost-sensitive consumer devices where security isolation and sub-μA RTC retention are not required | Choose only if TrustZone, VBAT domain, and <500 nA RTC-armed standby are unnecessary; lacks LPBAM, Octo-SPI, and UCPD |
Compared with STM32U585QII6TR, this part trades crypto acceleration and extended temperature for lower unit cost and identical ultra-low-power behavior; versus RA4M3, it delivers hardware-enforced security, true sub-μA RTC operation, and richer connectivity - making it irreplaceable in certified medical or utility applications.
Availability
STM32U575QII6TR is available at Aetrix Electronics and suitable for industrial sensor nodes, secure wearable health monitors, and smart utility meters requiring stable component supply, long-term lifecycle assurance, and guaranteed traceable sourcing.
Supply support for STM32U575QII6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32U5 series is ST's flagship ultra-low-power secure MCU line, engineered specifically for battery-operated edge devices demanding certified security (PSA Level 3), multi-year runtime, and rich peripheral integration without compromising real-time responsiveness.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating?
The STM32U575QII6TR operates at up to 160 MHz with an ART Accelerator delivering 0-wait-state execution from Flash, achieving 240 DMIPS (1.5 DMIPS/MHz per Dhrystone 2.1). This performance is sustained across voltage scaling ranges (1.1–3.6 V) and validated under worst-case temperature conditions (–40 °C to +125 °C).
Does this MCU support hardware cryptographic acceleration beyond TrustZone?
Yes - it includes a dedicated HASH hardware accelerator (SHA-1/SHA-224/SHA-256), NIST SP800-90B-compliant True Random Number Generator (TRNG), and 512-byte One-Time Programmable (OTP) memory for key storage. While it lacks AES-GCM acceleration (found in U585), its SecureMark™-TLS score of 133,000 confirms robust TLS 1.2/1.3 handshake throughput using software libraries backed by TRNG and HASH.
How many wake-up pins are available in Shutdown mode, and what is their electrical behavior?
Exactly 24 GPIO pins (including all EXTI-capable lines) function as wake-up sources in Shutdown mode, each with configurable polarity and edge sensitivity. These pins retain Schmitt-trigger input buffers and internal pull-up/pull-down resistors (software-selectable), drawing ≤50 nA per pin - verified per DS13737 Rev 10 Section 5.3.17 and Table 121.
Can the Octo-SPI interfaces execute code directly (XIP), and what memory types are supported?
Yes - both Octo-SPI interfaces support eXecute-In-Place (XIP) from external memories including NOR Flash, PSRAM, FRAM, and serial NAND. The OCTOSPI controller includes on-the-fly decryption (AES-128) and ECC correction, enabling secure, high-bandwidth code/data fetch at up to 133 MHz (DDR mode), as specified in Sections 3.25 and 5.3.34 of the datasheet.
STM32U575QII6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 132-UFBGA
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 110
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 24x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U575QII6TR FAQ
1.How can I place an order for STM32U575QII6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U575QII6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U575QII6TR reliable?
The price and inventory of STM32U575QII6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U575QII6TR is usually 5 days.
3.What payment methods are accepted for STM32U575QII6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U575QII6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U575QII6TR?
STM32U575QII6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U575QII6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U575QII6TR?
For technical support, including STM32U575QII6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U575QII6TR requirements.
6.How does Aetrix verify that STM32U575QII6TR is sourced from the original manufacturer or authorized distributors?
All STM32U575QII6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U575QII6TR meets industry standards.
7.What is the process for return or replacement of STM32U575QII6TR?
All STM32U575QII6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U575QII6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U575QII6TR part is unused and in its original packaging.
Return procedure for STM32U575QII6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U575QII6TR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
