STMicroelectronics STM32U575RGT3
- Part No.:
- STM32U575RGT3
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32U575RGT3.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,585
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U575RGT3 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, FPU, and 240 DMIPS performance. It integrates 2 MB Flash (with ECC), 786 KB SRAM, and supports LPBAM autonomous peripheral operation down to Stop 2 mode. Designed for secure, battery-sensitive edge nodes, it delivers 4.3 µA Stop 3 mode with full SRAM retention and 19.5 µA/MHz Run mode at 3.3 V.
For engineers reviewing the STM32U575RGT3 datasheet, STM32U575RGT3 pinout, STM32U575RGT3 application, or STM32U575RGT3 equivalent, key selection criteria include TrustZone-enabled secure boot, dual 14-/12-bit ADCs with Stop 2 autonomy, integrated SMPS + LDO power management, and USB Type-C®/PD controller support for energy-constrained IoT endpoints.
Technical Context
The STM32U575RGT3 implements a dual-bank Flash architecture with read-while-write capability and hardware ECC, enabling secure over-the-air firmware updates without runtime interruption. Its TrustZone security enforces strict isolation between secure and non-secure worlds via configurable memory regions, securable peripherals (e.g., RNG, HASH, AES), and root-of-trust boot with HDP protection.
Power architecture combines embedded SMPS step-down converter (switch-on-the-fly) and LDO, supporting dynamic voltage scaling across operating modes. The low-power background autonomous mode (LPBAM) enables DMA-driven peripheral sequences-including ADC sampling, SPI transfers, and timer-triggered DAC output-without CPU intervention, even in Stop 2 (530 nA RTC-active standby).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, 240 DMIPS @ 160 MHz |
| Flash Memory | 2 MB with ECC, dual-bank RWW, 100 kcycle endurance on 512 KB |
| SRAM | 786 KB total: 722 KB with optional ECC (up to 322 KB), 16 KB retained in Stop 3 |
| Low-Power Modes | 160 nA Shutdown, 530 nA Standby+RTC, 4.3 µA Stop 3 (full SRAM) |
| Analog Peripherals | 14-bit 2.5-Msps ADC (autonomous in Stop 2), dual 12-bit DAC, 2 op-amps with PGA |
| Security Features | TrustZone, 96-bit unique ID, 512-byte OTP, NIST SP800-90B TRNG, HASH accelerator |
| Communication | 1x CAN FD, 1x USB Type-C®/PD controller, 1x USB OTG FS, 6x U(S)ART, 4x I²C FM+, 2x SAI |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad; 64-pin configuration supporting 5V-tolerant GPIOs (most), independent 1.08–3.6 V I/O supply options, and dedicated TrustZone-secured debug pins (SWD/JTAG).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Main, analog, and I/O power supplies | Independent 1.71–3.6 V domains enable mixed-voltage I/O interfacing and analog precision |
| VSS, VSSA | Digital and analog ground returns | Separate analog/digital ground planes minimize noise coupling into ADC/DAC paths |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 136 fast I/Os; most 5V-tolerant, up to 14 with independent VDDIO2 supply down to 1.08 V |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset supervisor integration |
| BOOT0 | Boot mode selection | Configures boot source (system memory, Flash, or SRAM); sampled at reset assertion |
| SWCLK, SWDIO | Serial Wire Debug interface | Two-pin debug port supporting full SWD protocol; TrustZone-protected access control |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM Autonomous Mode | Enables DMA-driven peripheral chains (ADC→SPI→memory) without CPU wake-up, reducing active time in Stop 2 |
| FlexPowerControl Architecture | Integrates SMPS + LDO with seamless on-the-fly switching and voltage scaling for optimal efficiency across all modes |
| Secure Root of Trust | Hardware-enforced secure boot via unique entry point, HDP-protected code, and RDP-level debug lock |
| ART Accelerator | 8-KB instruction cache + 4-KB data cache eliminate wait states for Flash/external memory execution up to 160 MHz |
| Math Coprocessors | CORDIC (trig/log) and FMAC (filtering) offload CPU for real-time sensor fusion and motor control algorithms |
Applications
| Smart Utility Meter | Wearable Health Monitor |
|---|---|
Use Scenario: Battery-powered electricity/water meter with tamper detection, metrology ADC, and NB-IoT backhaul. IC Role / Device Role / Timing Role: Main MCU executing secure firmware, running metrology algorithms on dual ADCs, managing RTC calendar and backup registers during long sleep cycles. Use Value: 530 nA Standby+RTC extends 10-year battery life; TrustZone isolates metrology firmware from communication stack; 14-bit ADC achieves Class 0.5 accuracy. | Use Scenario: ECG/PPG patch with continuous biosignal acquisition, local AI inference, and Bluetooth LE transmission. IC Role / Device Role / Timing Role: Sensor hub aggregating analog front-end data, performing real-time filtering (FMAC), and managing ultra-low-power BLE coexistence. Use Value: LPBAM enables autonomous ADC→FMAC→SRAM capture at 2.5 Msps while CPU sleeps; 4.3 µA Stop 3 preserves context for instant wake-on-event. |
| Industrial Wireless Sensor Node | Secure Access Control Terminal |
Use Scenario: LoRaWAN node monitoring temperature, humidity, and vibration in harsh factory environments. IC Role / Device Role / Timing Role: Edge processor executing sensor fusion, secure OTA updates, and cryptographic signing (HASH + TRNG) before radio transmission. Use Value: 160 nA Shutdown mode minimizes self-discharge during infrequent wake-ups; CAN FD interface supports local fieldbus diagnostics. | Use Scenario: Door controller with fingerprint reader, secure credential storage, and anti-tamper monitoring. IC Role / Device Role / Timing Role: Secure enclave managing biometric template storage (OTP + ECC SRAM), validating credentials, and triggering physical lock actuation. Use Value: TrustZone isolates biometric processing from OS; active tampers detect enclosure breach; 96-bit UID enables device-specific key binding. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L562RET6 | Same Cortex-M33 core but lacks USB Type-C®/PD controller, SMPS, and Octo-SPI; 512 KB Flash, 256 KB SRAM | Targeted at lower-complexity secure sensors without high-speed connectivity or external memory expansion | Select when USB-C/PD, external PSRAM/NOR, or >1 MB Flash are unnecessary - reduces BOM cost and layout complexity |
| RA4M3GDB00FJ01 | Arm Cortex-M4F core, 1 MB Flash, 384 KB SRAM, no TrustZone, no SMPS, 1.6 µA Stop mode (no RTC) | Optimized for real-time motor control and industrial HMI with rich graphics (2D GPU), not ultra-low-power edge sensing | Choose for deterministic DSP workloads and GUI rendering where TrustZone and sub-µA standby are secondary priorities |
Compared with STM32L562RET6, the STM32U575RGT3 adds USB-C PD, SMPS, and larger memory for complex edge gateways; versus RA4M3, it trades raw DSP throughput for certified security primitives and 3× lower standby current with RTC retention.
Availability
STM32U575RGT3 is available at Aetrix Electronics and suitable for smart utility meters, wearable health monitors, industrial wireless sensor nodes, and secure access control terminals requiring stable component supply across multi-year production lifecycles.
Supply support for STM32U575RGT3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs.
The STM32U5 series targets ultra-low-power, security-critical edge devices - combining Arm TrustZone, advanced power gating, and hardware crypto accelerators for certified IoT endpoints and industrial controllers.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating?
The STM32U575RGT3 runs at up to 160 MHz using its ART Accelerator, achieving 240 DMIPS (1.5 DMIPS/MHz per Dhrystone 2.1). This performance is sustained with zero wait states thanks to the 8-KB instruction cache, even when executing from Flash or external memories.
How does the LPBAM (Low-Power Background Autonomous Mode) reduce system power consumption?
LPBAM enables peripherals-including ADC, timers, SPI, and DMA-to execute predefined data acquisition or transfer sequences autonomously in Stop 2 mode without waking the CPU. This eliminates CPU overhead and leakage during background tasks, cutting average power by up to 70% in sensor logging applications.
Which security features are hardware-enforced and cannot be disabled?
TrustZone memory isolation, secure boot with HDP-protected initial vector, 96-bit unique ID, and NIST SP800-90B–compliant TRNG are fixed hardware features. The RDP (Readout Protection) level and debug access permissions are fuse-configurable and irreversible once set to Level 2.
Does the STM32U575RGT3 support external memory interfaces, and what types are compatible?
Yes - it integrates a Flexible Static Memory Controller (FSMC) supporting SRAM, PSRAM, NOR, NAND, and FRAM, plus two Octo-SPI interfaces for high-speed serial flash and RAM. These allow expansion beyond on-chip memory for firmware overlays, data logging buffers, or graphical framestores.
STM32U575RGT3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 47
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 15x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U575RGT3 FAQ
1.How can I place an order for STM32U575RGT3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U575RGT3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U575RGT3 reliable?
The price and inventory of STM32U575RGT3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U575RGT3 is usually 5 days.
3.What payment methods are accepted for STM32U575RGT3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U575RGT3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U575RGT3?
STM32U575RGT3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U575RGT3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U575RGT3?
For technical support, including STM32U575RGT3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U575RGT3 requirements.
6.How does Aetrix verify that STM32U575RGT3 is sourced from the original manufacturer or authorized distributors?
All STM32U575RGT3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U575RGT3 meets industry standards.
7.What is the process for return or replacement of STM32U575RGT3?
All STM32U575RGT3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U575RGT3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U575RGT3 part is unused and in its original packaging.
Return procedure for STM32U575RGT3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U575RGT3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

