STMicroelectronics STM32U575RIT6Q
- Part No.:
- STM32U575RIT6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32U575RIT6Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:832
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U575RIT6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, FPU, and 240 DMIPS performance at up to 160 MHz. It integrates 2 MB Flash (with ECC), 786 KB SRAM, and supports LPBAM autonomous peripheral operation down to Stop 2 mode. Designed for secure, battery-constrained IoT edge nodes requiring real-time sensing, encrypted communication, and long-term firmware integrity.
For engineers reviewing the STM32U575RIT6Q datasheet, STM32U575RIT6Q pinout, STM32U575RIT6Q application, or STM32U575RIT6Q equivalent, key selection criteria include TrustZone-enforced memory partitioning, ULPMark™-CP score of 450, 160 nA Shutdown current, dual 14-/12-bit ADCs with Stop 2 autonomy, and integrated UCPD controller for USB Type-C® power delivery negotiation.
Technical Context
The STM32U575RIT6Q implements a dual-bank Flash architecture enabling read-while-write and secure firmware updates via embedded Root Secure Services (RSS). Its TrustZone® hardware enforces strict isolation between secure and non-secure worlds, with GTZC managing peripheral, memory, and I/O securability.
Power management combines an SMPS step-down converter and LDO regulator with dynamic voltage scaling and on-the-fly switching. Low-power modes are orchestrated by LPBAM-enabling DMA-driven peripheral chains (e.g., ADC→DMA→AES) without CPU intervention in Stop 2, achieving 4.3 µA with full SRAM retention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, and DSP extensions - enables secure real-time control with cryptographic acceleration. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - delivers deterministic real-time response for motor control and audio processing. |
| Flash Memory | 2 MB with ECC and dual-bank RWW - supports seamless firmware updates and robust code integrity in field-deployed devices. |
| SRAM | 786 KB total (722 KB with ECC ON) - provides ample buffer space for secure TLS stacks and sensor fusion algorithms. |
| Low-Power Modes | 160 nA Shutdown, 530 nA Standby with RTC - extends battery life in coin-cell-powered sensors and wearables. |
| Analog Peripherals | 14-bit 2.5-Msps ADC + 12-bit 2.5-Msps ADC (autonomous in Stop 2), 2× DAC, 2× OPAMP, 2× COMP - enables high-precision, low-power signal acquisition without wake-up latency. |
| Security Features | TrustZone®, 96-bit UID, 512-byte OTP, HASH accelerator, NIST SP800-90B TRNG - meets PSA Certified Level 3 and SESIP requirements for secure boot and OTA updates. |
| Communication Interfaces | 1× CAN FD, 1× USB Type-C®/PD (UCPD), 1× USB OTG FS, 6× USART, 4× I²C, 2× SAI, 2× SDMMC - supports industrial connectivity, audio streaming, and secure wired charging protocols. |
Pinout & Package
STM32U575RIT6Q is housed in a 64-pin LQFP package (10 × 10 mm, pitch 0.5 mm), RoHS-compliant and ECOPACK2 certified. The package supports standard PCB assembly and thermal dissipation up to 100 °C ambient in industrial applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O power supplies | Independent 1.71–3.6 V domains enable precise analog measurement and 5V-tolerant I/O interfacing simultaneously. |
| VSS, VSSA, VSSIO2 | Ground references | Dedicated analog and digital ground pins minimize noise coupling into ADC/DAC paths. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 136 fast I/Os; most 5V-tolerant, 14 support independent 1.08–3.6 V supply - ideal for mixed-voltage system interfacing. |
| PC13–PC15 | RTC oscillator inputs | Support 32.768 kHz crystal for calendar-grade timekeeping with hardware calibration and tamper detection. |
| PA11/PA12 | USB OTG FS D+/D− | Full-speed USB transceiver with internal pull-ups - eliminates external components for HID or CDC device implementations. |
| PD0/PD1 | UCPD CC1/CC2 | Dedicated USB Type-C® configuration channel pins - enable source/sink role negotiation and VBUS monitoring without external PD controllers. |
| NRST | Active-low reset input | Asynchronous reset with Schmitt trigger and glitch filtering - ensures reliable recovery from brown-out or ESD events. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, Flash, or SRAM); sampled at reset - critical for secure bootloader execution flow. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → AES → Flash) in Stop 2 mode - reduces active CPU time by >90% in sensor logging applications. |
| ART Accelerator with 8-KB ICACHE + 4-KB DCACHE | Delivers zero-wait-state execution from Flash at 160 MHz and accelerates external memory access - improves real-time determinism for GUI or audio buffering. |
| Secure Firmware Installation (SFI) | Leverages embedded RSS and HDP to validate and install signed firmware images - prevents unauthorized code execution during field updates. |
| CORDIC + FMAC coprocessors | Accelerates trigonometric and filter computations (e.g., motor FOC, FFT-based vibration analysis) - offloads ~30% of CPU cycles in algorithm-intensive edge inference. |
| Chrom-ART Accelerator (DMA2D) | Hardware-accelerated 2D graphics rendering - enables smooth UI rendering on QVGA displays with <5% CPU overhead in battery-powered HMIs. |
| VBAT domain with RTC + 32×32-bit backup registers + 2 KB backup SRAM | Maintains real-time clock, critical state, and minimal context during main power loss - essential for energy harvesting and backup power systems. |
Applications
| Smart Utility Meter | Industrial Wireless Sensor Node |
|---|---|
Use Scenario: Battery-powered electricity/water meter with metrology, secure data logging, and NB-IoT backhaul. IC Role / Device Role / Timing Role: Primary secure MCU handling pulse counting, AES-128 encryption, RTC-synchronized log timestamps, and UCPD-controlled auxiliary power rail. Use Value: 19.5 μA/MHz Run mode and 530 nA Standby with RTC extend 10-year battery life; TrustZone isolates metrology firmware from communication stack. | Use Scenario: Self-powered predictive maintenance node on rotating machinery, sampling vibration and temperature every 5 minutes. IC Role / Device Role / Timing Role: Autonomous sensor hub executing LPBAM-triggered ADC→FMAC→AES→Flash sequence in Stop 2 mode, waking only to transmit via CAN FD. Use Value: 4.3 µA Stop 3 with full SRAM retains ML model coefficients; dual ADCs capture synchronized analog waveforms without CPU wake-up latency. |
| USB-C Powered Medical Wearable | Secure Edge Gateway for Building Automation |
Use Scenario: Clinical-grade wearable (ECG, SpO₂) recharged and configured via USB-C cable with power delivery negotiation. IC Role / Device Role / Timing Role: System-on-chip managing analog front-end, BLE radio, and UCPD controller for bidirectional power negotiation (5–20 V) and vendor-defined messages. Use Value: Integrated UCPD eliminates external PD controller; 160 nA Shutdown preserves charge during storage; TRNG + HASH enables HIPAA-compliant data signing. | Use Scenario: DIN-rail mounted gateway aggregating Modbus RTU, BACnet MS/TP, and BLE sensor data before TLS-secured upload to cloud. IC Role / Device Role / Timing Role: Trusted execution environment hosting secure bootloader, TLS 1.3 stack (mbed TLS), and firewall logic across isolated TrustZone partitions. Use Value: 722 KB SRAM with ECC ON accommodates dual TLS sessions; 2 MB Flash stores root CA, firmware, and audit logs with rollback protection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L562RET6 | Same Cortex-M33 core and TrustZone, but 512 KB Flash, 256 KB SRAM, no UCPD, lower ULPMark™-CP (340) | Lacks USB-C PD capability and half the memory - suitable for simpler secure sensor nodes without wired charging. | Select when cost sensitivity outweighs need for USB-C PD and extended memory for OTA+log storage. |
| RA4M3GDB00 | Arm Cortex-M4F core, 1 MB Flash, 384 KB SRAM, no TrustZone hardware, Renesas Secure Crypto Engine instead | Different security model (software-managed vs. hardware-enforced isolation); no LPBAM or Stop 2 ADC autonomy | Prefer when existing Renesas ecosystem tooling or specific peripheral IP (e.g., CMT) drives design continuity over TrustZone assurance. |
Compared with STM32L562RET6, the STM32U575RIT6Q adds USB-C PD control, doubles Flash/SRAM, and improves ultra-low-power efficiency by 32% in Stop 2; versus RA4M3GDB00, it delivers hardware-rooted TrustZone isolation and autonomous low-power peripherals unattainable in software-only security models.
Availability
STM32U575RIT6Q is available at Aetrix Electronics and suitable for smart utility meters, industrial wireless sensor nodes, USB-C powered medical wearables, and secure edge gateways requiring stable component supply across multi-year production cycles.
Supply support for STM32U575RIT6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32U5 series targets ultra-low-power, high-security IoT endpoints - combining Arm TrustZone, advanced power gating, and cryptographic accelerators to meet PSA Certified Level 3 and IEC 62443 requirements out-of-the-box.
FAQ
What is the maximum operating temperature range for STM32U575RIT6Q?
The STM32U575RIT6Q is rated for industrial operation from –40 °C to +85 °C, with extended qualification up to +125 °C for select variants. This rating is validated per JEDEC JESD22-A108 and applies across all low-power modes and full Flash/SRAM operation, ensuring reliability in enclosed enclosures or outdoor deployments.
Does STM32U575RIT6Q support hardware-accelerated TLS 1.3?
Yes - the combination of TrustZone-isolated memory, HASH accelerator, CORDIC/FMAC for modular math, and NIST SP800-90B TRNG enables efficient TLS 1.3 handshake execution in secure world. ST's mbed TLS port leverages these peripherals to achieve <150 ms full handshake at 160 MHz, with private keys stored exclusively in secure SRAM.
How many wake-up pins are available in Shutdown mode?
The STM32U575RIT6Q supports exactly 24 dedicated wake-up pins in Shutdown mode, each configurable as edge-sensitive inputs with independent masking. These pins retain functionality while drawing only 160 nA total, and can trigger immediate exit to Run mode or intermediate low-power states like Stop 0.
Is external flash required to use the Octo-SPI interfaces?
No - the two Octo-SPI interfaces (OCTOSPI1/OCTOSPI2) are optional peripherals; the MCU operates fully from its embedded 2 MB Flash. External Octo-SPI memories (e.g., HyperRAM, XCCM) are used only when expanding code/data space beyond internal limits or enabling execute-in-place (XIP) for large firmware images.
STM32U575RIT6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32U5
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 47
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 15x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U575RIT6Q FAQ
1.How can I place an order for STM32U575RIT6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U575RIT6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U575RIT6Q reliable?
The price and inventory of STM32U575RIT6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U575RIT6Q is usually 5 days.
3.What payment methods are accepted for STM32U575RIT6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U575RIT6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U575RIT6Q?
STM32U575RIT6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U575RIT6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U575RIT6Q?
For technical support, including STM32U575RIT6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U575RIT6Q requirements.
6.How does Aetrix verify that STM32U575RIT6Q is sourced from the original manufacturer or authorized distributors?
All STM32U575RIT6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U575RIT6Q meets industry standards.
7.What is the process for return or replacement of STM32U575RIT6Q?
All STM32U575RIT6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U575RIT6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U575RIT6Q part is unused and in its original packaging.
Return procedure for STM32U575RIT6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U575RIT6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

