My Inquiry
My Account
STMicroelectronics STM32U575VGT6Q
- Part No.:
- STM32U575VGT6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32U575VGT6Q.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,268
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U575VGT6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, FPU, and 240 DMIPS performance. It integrates 2 MB Flash (with ECC), 786 KB SRAM, and supports LPBAM autonomous peripheral operation down to Stop 2 mode. Designed for battery-powered industrial sensors and secure edge nodes, it delivers 450 ULPMark™-CP and operates across –40 °C to +125 °C.
For engineers reviewing the STM32U575VGT6Q datasheet, STM32U575VGT6Q pinout, STM32U575VGT6Q application, or STM32U575VGT6Q equivalent, key selection criteria include TrustZone-enabled secure boot, sub-µA low-power modes (160 nA Shutdown), dual ADCs (14-bit/12-bit), CAN FD interface, and UFQFPN48 package compatibility with space-constrained designs.
Technical Context
The STM32U575VGT6Q implements a dual-bank Flash architecture enabling read-while-write and secure firmware installation via embedded Root Secure Services (RSS). Its FlexPowerControl system combines LDO and SMPS regulators with dynamic voltage scaling and on-the-fly switching to optimize power across operating modes.
TrustZone® partitions memory and peripherals into secure/non-secure domains, enforced by the Global TrustZone Controller (GTZC) and securable I/Os. The ART Accelerator includes 8-KB instruction cache and 4-KB data cache, enabling zero-wait-state execution at up to 160 MHz while maintaining 1.5 DMIPS/MHz efficiency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, and DSP extensions - enables secure real-time control with hardware-isolated execution environments. |
| Max Clock Speed | 160 MHz - supports deterministic 240 DMIPS throughput and 651 CoreMark® score for high-integrity sensor fusion and protocol stacks. |
| Flash Memory | 2 MB with ECC and dual-bank RWW - allows safe over-the-air updates without halting application code execution. |
| SRAM | 786 KB total (722 KB with ECC ON) - provides ample buffer space for cryptographic operations and multi-threaded RTOS workloads. |
| Low-Power Modes | 160 nA Shutdown, 530 nA Standby with RTC - extends battery life in always-on monitoring applications such as smart meters and wearables. |
| Analog Peripherals | 14-bit 2.5-Msps ADC + 12-bit 2.5-Msps ADC (autonomous in Stop 2), 2× DAC, 2× OPAMP, 2× COMP - enables precision sensor signal conditioning without CPU wake-up. |
| Security Features | TrustZone®, 96-bit unique ID, 512-byte OTP, HASH accelerator, NIST SP800-90B-compliant TRNG - meets PSA Level 3 and SESIP certification prerequisites. |
| Communication Interfaces | 1× CAN FD, 6× USART, 4× I²C, 2× SAI, 2× SDMMC, USB Type-C®/PD controller - supports industrial fieldbus, audio streaming, and secure wired connectivity. |
Pinout & Package
STM32U575VGT6Q uses the UFQFPN48 (7 × 7 mm) package with 0.5 mm pitch and exposed thermal pad. This compact, lead-free ECOPACK2-compliant package supports reflow soldering and offers optimized thermal dissipation for high-density PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O power supplies | Independent 1.71–3.6 V domains enable mixed-signal integrity and flexible rail partitioning in battery-powered systems. |
| VSS, VSSA, VSSIO2 | Ground references | Dedicated analog and digital ground pins minimize coupling noise between sensitive ADC/DAC circuits and fast-switching I/Os. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE7 | General-purpose I/Os | Up to 136 fast GPIOs with interrupt capability; most are 5 V-tolerant and support independent supply down to 1.08 V for interfacing with legacy logic. |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up; compatible with external reset supervisors and push-button recovery circuits. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, main Flash, or SRAM); sampled at power-on reset to determine startup vector location. |
| SWCLK, SWDIO | Serial Wire Debug interface | Two-pin debug port supporting full SWD functionality including flash programming, breakpoints, and real-time trace via ETM. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → memory → timer → GPIO) without CPU involvement - reduces active time and extends battery life in periodic sensing tasks. |
| FlexPowerControl with SMPS + LDO | Integrated step-down converter and linear regulator allow dynamic switching between power sources - achieves 4.3 µA Stop 3 mode with full SRAM retention and 19.5 µA/MHz Run mode efficiency. |
| ART Accelerator with ICACHE/DCACHE | 8-KB instruction cache eliminates Flash wait states at 160 MHz; 4-KB data cache accelerates external memory access - improves deterministic latency for real-time control loops. |
| Secure Firmware Installation (SFI) | Hardware-enforced root-of-trust using embedded RSS and HDP (Hide Protection Area) - ensures only cryptographically signed firmware images execute after secure boot. |
| Dual High-Resolution ADCs | 14-bit ADC1 (2.5 Msps) and 12-bit ADC4 (2.5 Msps, autonomous in Stop 2) - supports simultaneous sampling of multiple sensors with hardware oversampling for enhanced SNR in noisy environments. |
| CORDIC + FMAC Coprocessors | Hardware acceleration for trigonometric (sin/cos/tan) and filter math (IIR/FIR) - offloads CPU during motor control, sensor fusion, and audio preprocessing without floating-point overhead. |
Applications
| Industrial Predictive Maintenance Sensor | Secure Smart Metering Node |
|---|---|
Use Scenario: Vibration and temperature monitoring on rotating machinery with wireless telemetry and local anomaly detection. IC Role / Device Role / Timing Role: Main controller executing FFT-based spectral analysis, managing BLE/Wi-Fi coexistence, and enforcing secure OTA update policy. Use Value: LPBAM enables continuous ADC sampling and DMA-triggered processing during Stop 2 mode, reducing average current to <5 µA while preserving 16 KB SRAM context for rapid wake-up and inference. | Use Scenario: Electricity/water/gas meter with tamper detection, encrypted billing data storage, and PLC or RF mesh communication. IC Role / Device Role / Timing Role: Trusted execution environment for metrology algorithms, secure key management, and real-time clock-backed event logging. Use Value: TrustZone® isolates metrology firmware from communication stack; VBAT mode maintains RTC and 2 KB backup SRAM during main power loss - ensuring accurate timestamping of tamper events. |
| Wearable Health Monitor | Automotive Cabin Controller |
Use Scenario: ECG/PPG biosensor with motion artifact compensation, Bluetooth LE streaming, and onboard ECG waveform classification. IC Role / Device Role / Timing Role: Real-time signal acquisition engine with CORDIC-accelerated QRS detection and secure BLE pairing via TF-M. Use Value: Dual ADCs sample analog front-end channels simultaneously; 12-bit ADC4 remains active in Stop 2 mode - enabling heartbeat detection at <1 µA quiescent current. | Use Scenario: In-cabin ambient lighting, HVAC actuation, and touch interface for infotainment control in entry-level EVs. IC Role / Device Role / Timing Role: Central domain controller handling LIN/CAN FD gateway functions, capacitive touch sensing, and PWM dimming with safety monitoring. Use Value: 22-channel TSC supports multi-touch sliders and proximity sensing; CAN FD interface handles 5 Mbps diagnostics and firmware updates - meeting ISO 11898-1:2015 timing requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U585AII6Q | Same U5 series, adds AES-256/HSM, higher temp grade (+125 °C), but no Octo-SPI interfaces. | Better suited for PKI-heavy applications (e.g., TLS 1.3 handshakes) where hardware crypto acceleration outweighs external memory bandwidth needs. | Select when cryptographic throughput > external memory expansion; verify pin compatibility - differs in ballout (UFBGA169 vs UFQFPN48). |
| RA4M3GDB00FHI#AC0 | Arm Cortex-M33, 1.5 MB Flash, 512 KB SRAM, no TrustZone® isolation, lower ULPMark™-CP (380), no SMPS. | Targeted at cost-sensitive industrial HMI where basic security suffices and external DC-DC is acceptable. | Choose if BOM cost is critical and design can tolerate software-only security partitioning; lacks VBAT mode and autonomous ADC in Stop 2. |
Compared with STM32U575VGT6Q, STM32U585AII6Q enhances cryptographic throughput at the expense of Octo-SPI expandability, while RA4M3GDB00FHI#AC0 reduces bill-of-materials cost but sacrifices hardware-enforced security and sub-µA low-power capabilities essential for battery longevity.
Availability
STM32U575VGT6Q is available at Aetrix Electronics and suitable for industrial predictive maintenance sensors, secure smart metering nodes, wearable health monitors, and automotive cabin controllers requiring stable component supply across extended product lifecycles.
Supply support for STM32U575VGT6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs with over 40 years of innovation in embedded systems.
The STM32U5 series targets ultra-low-power, secure edge intelligence applications - combining energy efficiency, hardware-rooted security, and rich analog/mixed-signal integration for next-generation IoT endpoints.
FAQ
What is the maximum operating temperature for STM32U575VGT6Q?
The STM32U575VGT6Q is qualified for operation from –40 °C to +125 °C ambient temperature. This extended range is validated per JEDEC JESD22-A108 and supports deployment in harsh industrial and automotive under-hood environments without derating.
Does STM32U575VGT6Q support USB Type-C Power Delivery?
Yes - it integrates a dedicated UCPD (USB Type-C®/Power Delivery) controller compliant with USB PD 3.0 specification. This enables bidirectional power negotiation, role swapping, and vendor-defined messages without external PHY, simplifying single-cable charging and data transfer designs.
How does the LPBAM feature reduce system power consumption?
LPBAM enables autonomous peripheral operation using DMA-linked descriptors - for example, triggering ADC conversions, storing results to SRAM, and waking the CPU only upon threshold violation. This eliminates polling and CPU idle cycles, achieving sustained sub-µA average current in sensor node duty cycles.
Can STM32U575VGT6Q execute code directly from external Octo-SPI memory?
No - the OCTOSPI interface supports XIP (execute-in-place) only when paired with the ART Accelerator's 4-KB data cache; code execution must originate from internal Flash or SRAM. External memory is accessible as mapped address space for data storage and DMA transfers, not direct instruction fetch.
STM32U575VGT6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32U5
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 79
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 18x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U575VGT6Q FAQ
1.How can I place an order for STM32U575VGT6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U575VGT6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U575VGT6Q reliable?
The price and inventory of STM32U575VGT6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U575VGT6Q is usually 5 days.
3.What payment methods are accepted for STM32U575VGT6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U575VGT6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U575VGT6Q?
STM32U575VGT6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U575VGT6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U575VGT6Q?
For technical support, including STM32U575VGT6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U575VGT6Q requirements.
6.How does Aetrix verify that STM32U575VGT6Q is sourced from the original manufacturer or authorized distributors?
All STM32U575VGT6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U575VGT6Q meets industry standards.
7.What is the process for return or replacement of STM32U575VGT6Q?
All STM32U575VGT6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U575VGT6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U575VGT6Q part is unused and in its original packaging.
Return procedure for STM32U575VGT6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U575VGT6Q Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
