STMicroelectronics STM32U575ZGT6Q
- Part No.:
- STM32U575ZGT6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32U575ZGT6Q.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,016
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U575ZGT6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, FPU, and 240 DMIPS performance at up to 160 MHz. It integrates 2 MB Flash (with ECC), 786 KB SRAM, and supports LPBAM autonomous peripheral operation down to Stop 2 mode. Designed for secure, battery-constrained IoT edge nodes requiring real-time sensing, crypto, and USB Type-C PD control.
For engineers reviewing the STM32U575ZGT6Q datasheet, STM32U575ZGT6Q pinout, STM32U575ZGT6Q application, or STM32U575ZGT6Q equivalent, key selection criteria include TrustZone-enforced firmware isolation, sub-µA low-power modes (160 nA Shutdown), dual ADCs (14-bit + 12-bit) with Stop 2 autonomy, CAN FD + USB Type-C/UCPD controller integration, and UFBGA132 package compatibility with industrial temperature range (–40 °C to +125 °C).
Technical Context
The device implements Arm TrustZone for hardware-enforced secure/non-secure world separation, with GTZC managing memory, peripheral, and I/O security attribution. Its FlexPowerControl architecture enables dynamic voltage scaling between LDO and SMPS, supporting on-the-fly switching and multiple low-power modes including Stop 2 with full peripheral retention and LPBAM-driven DMA-based autonomous sensor processing.
Core subsystems include ART Accelerator with 8-KB instruction cache and 4-KB data cache for zero-wait-state execution, CORDIC and FMAC coprocessors for real-time math acceleration, and dual Octo-SPI interfaces for high-bandwidth external memory expansion. Clocking relies on three PLLs (system, USB, audio) and autotrimmed internal oscillators achieving ±0.25% accuracy without external crystals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, DSP extensions - enables secure real-time control with cryptographic acceleration and memory protection. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - delivers deterministic real-time response for motor control, audio, and protocol stacks. |
| Flash Memory | 2 MB with ECC, dual-bank read-while-write - supports robust over-the-air firmware updates and secure boot verification. |
| SRAM | 786 KB total (722 KB with ECC ON) - provides ample buffer space for TLS handshakes, sensor fusion, and audio buffering in secure context. |
| Low-Power Modes | 160 nA Shutdown, 530 nA Standby+RTC, 1.9 µA Stop 3 (16 KB SRAM retained) - extends battery life in always-on sensor and wearable applications. |
| Analog Peripherals | 14-bit 2.5-Msps ADC + 12-bit 2.5-Msps ADC (autonomous in Stop 2), 2× DAC, 2× OPAMP, 2× COMP - enables precision analog front-end design without waking core. |
| Communication Interfaces | 1× CAN FD, 1× USB Type-C/UCPD, 1× USB OTG FS, 6× USART, 4× I²C, 3× SPI, 2× SAI, 2× SDMMC - supports multi-protocol connectivity for industrial gateways and smart peripherals. |
Pinout & Package
STM32U575ZGT6Q is housed in a 132-ball UFBGA package (7 × 7 mm, 0.5 mm pitch) with 114 user I/Os. The package supports industrial-grade thermal performance and fine-pitch routing for compact PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply domains | Independent 1.71–3.6 V supplies for digital core, analog, and I/O banks - enables mixed-voltage system integration and noise isolation. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 136 fast I/Os; most 5V-tolerant, 14 with independent 1.08–3.6 V supply - supports legacy interface bridging and low-voltage sensor interfacing. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors and push-button recovery circuits. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, embedded Flash, or SRAM) at power-up - essential for bootloader deployment and field recovery. |
| UCPD1_CC1/CC2 | USB Type-C configuration channel | Dedicated pins for USB PD communication and cable orientation detection - eliminates need for external PD controllers in compact designs. |
| PC13–PC15 | RTC/LSE domain I/Os | Support 32.768 kHz crystal connection and tamper detection - enables calendar RTC operation and secure time-stamped logging in VBAT mode. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enabled secure boot | Root of trust established via unique boot entry and HDP-protected secure hide area - prevents unauthorized firmware execution and debug access. |
| LPBAM autonomous operation | Peripherals (ADC, timers, UART) operate via DMA in Stop 2 mode without CPU wake-up - reduces average current by >90% in periodic sensing tasks. |
| Secure firmware installation (SFI) | Embedded RSS services enable authenticated, encrypted firmware loading - simplifies OTA update compliance with PSA Level 3 requirements. |
| Hardware crypto acceleration | HASH engine + NIST SP800-90B-compliant TRNG + 96-bit UID + 512-byte OTP - accelerates TLS 1.3 handshake and device identity provisioning. |
| Flexible power architecture | Integrated SMPS + LDO with on-the-fly switching and voltage scaling - achieves optimal efficiency across 10 µA to 100 mA load ranges. |
Applications
| Smart Utility Meter | Industrial Wireless Sensor Node |
|---|---|
Use Scenario: Battery-powered electricity/water meter with metrology, tamper detection, and NB-IoT backhaul. IC Role / Device Role / Timing Role: Main controller executing secure metering algorithms, RTC-based billing cycles, and encrypted data transmission via LPUART/NB-IoT modem. Use Value: 160 nA Shutdown mode extends 10-year battery life; TrustZone isolates metrology firmware from communication stack; dual ADCs support simultaneous voltage/current sampling with hardware oversampling. | Use Scenario: Self-powered vibration/temperature node in predictive maintenance systems using LoRaWAN or BLE. IC Role / Device Role / Timing Role: Edge AI inference host running lightweight ML models on sensor data, with autonomous wake-up triggered by ultra-low-power comparators. Use Value: LPBAM enables continuous accelerometer monitoring in Stop 2 mode; CORDIC/FMAC accelerate FFT and anomaly detection; 12-bit ADC operates autonomously while core sleeps. |
| USB-C Power Delivery Adapter | Secure Medical Wearable |
Use Scenario: Compact AC/DC adapter negotiating 100 W power delivery with laptops and monitors via USB-C. IC Role / Device Role / Timing Role: UCPD controller managing PD contract negotiation, voltage/current regulation, and fault protection logic. Use Value: Integrated UCPD PHY eliminates external transceiver; SMPS control loop runs in real-time with 160 MHz core; secure firmware prevents malicious PD policy injection. | Use Scenario: ECG/PPG patch continuously monitoring vital signs with Bluetooth LE telemetry and local anomaly detection. IC Role / Device Role / Timing Role: Secure sensor hub aggregating analog bio-signals, performing real-time filtering, and encrypting data before BLE transmission. Use Value: 14-bit ADC captures high-fidelity ECG waveforms; VBAT mode preserves RTC and 2 KB backup SRAM during battery swap; 512-byte OTP stores device-specific encryption keys. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L562ZEJ6 | Same Cortex-M33 + TrustZone, but 512 KB Flash, 256 KB SRAM, no UCPD, no CAN FD, lower max clock (110 MHz) | Suitable for cost-sensitive secure IoT nodes without USB-C PD or automotive comms | Select when USB-C/UCPD and CAN FD are unnecessary and BOM cost is prioritized over feature headroom. |
| NXP LPC55S69JBD100 | Cortex-M33 + TrustZone, 640 KB Flash, 320 KB SRAM, no UCPD, dual USB HS/FS, no SMPS, higher active current (25 µA/MHz) | Better for USB-host-rich applications (e.g., HID dongles), weaker low-power profile for battery-only use | Select when dual USB host capability is critical and sub-µA standby is not required. |
Compared with STM32L562ZEJ6, STM32U575ZGT6Q offers 4× more Flash, integrated UCPD/CAN FD, and superior low-power modes; versus LPC55S69JBD100, it delivers 2.5× lower active current, on-chip SMPS, and production-ready USB-C PD stack support - making it optimal for power-constrained, secure, multi-protocol edge devices.
Availability
STM32U575ZGT6Q is available at Aetrix Electronics and suitable for smart utility meters, industrial wireless sensor nodes, USB-C power delivery adapters, and secure medical wearables requiring stable component supply across extended product lifecycles.
Supply support for STM32U575ZGT6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, sensors, and automotive ICs with strong focus on energy efficiency and security.
The STM32U5 series is ST's flagship ultra-low-power secure MCU line targeting battery-operated IoT endpoints, industrial edge devices, and USB-C ecosystem products where security, longevity, and multi-protocol integration are mandatory.
FAQ
What is the maximum operating temperature for STM32U575ZGT6Q?
The STM32U575ZGT6Q is qualified for industrial operation from –40 °C to +125 °C ambient temperature. This rating is validated per JEDEC JESD47 and applies to all UFBGA132 variants, enabling deployment in harsh environments such as smart grid infrastructure and under-hood automotive modules.
Does STM32U575ZGT6Q support hardware-accelerated TLS?
Yes - it integrates HASH (SHA-256), TRNG (NIST SP800-90B compliant), and 96-bit UID with secure key storage in 512-byte OTP. Combined with TF-M and secure boot, it enables full TLS 1.2/1.3 handshake acceleration in trusted firmware, reducing CPU overhead by >70% versus software-only implementations.
Can the 14-bit ADC operate in low-power modes?
No - only the 12-bit ADC4 supports autonomous operation in Stop 2 mode. The 14-bit ADC1 requires the core to be in Run or Sleep mode. This distinction allows designers to select resolution vs. power trade-offs: ADC4 for background monitoring, ADC1 for high-precision acquisition during active periods.
Is external flash required for XIP execution?
No - the ART Accelerator's 8-KB instruction cache enables zero-wait-state execution directly from internal 2-MB Flash at 160 MHz. External Octo-SPI memories are optional for data logging or firmware staging; XIP is not supported from external sources due to lack of execute-in-place controller in this variant.
STM32U575ZGT6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32U5
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 22x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U575ZGT6Q FAQ
1.How can I place an order for STM32U575ZGT6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U575ZGT6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U575ZGT6Q reliable?
The price and inventory of STM32U575ZGT6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U575ZGT6Q is usually 5 days.
3.What payment methods are accepted for STM32U575ZGT6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U575ZGT6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U575ZGT6Q?
STM32U575ZGT6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U575ZGT6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U575ZGT6Q?
For technical support, including STM32U575ZGT6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U575ZGT6Q requirements.
6.How does Aetrix verify that STM32U575ZGT6Q is sourced from the original manufacturer or authorized distributors?
All STM32U575ZGT6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U575ZGT6Q meets industry standards.
7.What is the process for return or replacement of STM32U575ZGT6Q?
All STM32U575ZGT6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U575ZGT6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U575ZGT6Q part is unused and in its original packaging.
Return procedure for STM32U575ZGT6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U575ZGT6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

