My Inquiry
My Account
STMicroelectronics STM32U575ZIT3QTR
- Part No.:
- STM32U575ZIT3QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- -
- Datasheet:
-
STM32U575ZIT3QTR.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,134
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U575ZIT3QTR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone® security, 240 DMIPS performance, 2 MB Flash (ECC), 786 KB SRAM, and integrated SMPS. It operates from 1.71–3.6 V across –40 °C to +125 °C and delivers 19.5 µA/MHz in Run mode, enabling battery-powered industrial sensors and secure edge nodes.
For engineers reviewing the STM32U575ZIT3QTR datasheet, STM32U575ZIT3QTR pinout, STM32U575ZIT3QTR application, or STM32U575ZIT3QTR equivalent, key selection criteria include TrustZone-enabled secure boot, LPBAM autonomous peripheral operation in Stop 2 mode, 14-bit 2.5-Msps ADC with hardware oversampling, and UCPD-based USB Type-C®/PD controller integration.
Technical Context
The device implements a dual-bank Arm Cortex-M33 core with MPU, FPU, and TrustZone® for hardware-isolated secure/non-secure execution environments. Its ART Accelerator includes 8-KB instruction cache and 4-KB data cache, enabling zero-wait-state execution at up to 160 MHz.
Power architecture integrates an embedded LDO and configurable SMPS step-down converter with on-the-fly voltage scaling. Low-power modes are orchestrated via FlexPowerControl, supporting LPBAM for DMA-driven peripheral autonomy down to Stop 2 (530 nA with RTC) and VBAT retention for RTC, 32×32-bit backup registers, and 2-KB backup SRAM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, and DSP extensions - enables secure real-time control with cryptographic acceleration and deterministic interrupt latency. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports high-throughput sensor fusion and protocol stacks without external co-processors. |
| Memory | 2-MB Flash (ECC, read-while-write, 100 kcycles endurance) + 786-KB SRAM (ECC OFF) - ensures firmware integrity and robust data buffering in harsh environments. |
| Low-Power Modes | 160 nA Shutdown, 530 nA Standby with RTC, 4.3 µA Stop 3 with full SRAM - extends battery life to years in metering and wireless sensor applications. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (hardware oversampling), dual 12-bit DAC, 2 op-amps with PGA, 2 ultra-low-power comparators - supports precision analog signal acquisition and closed-loop control. |
| Security Features | TrustZone®-secured I/Os/memories/peripherals, 96-bit unique ID, 512-byte OTP, HASH accelerator, NIST SP800-90B-compliant TRNG - meets PSA Level 3 and SESIP certification requirements. |
| Communication Interfaces | 1 CAN FD, 1 USB OTG FS, 1 UCPD (USB Type-C®/PD), 6 USART, 4 I²C, 3 SPI, 2 SAI, 2 SDMMC - enables mixed wired/wireless connectivity in smart industrial gateways. |
Pinout & Package
STM32U575ZIT3QTR uses a 144-pin LQFP144 (20 × 20 mm) package with 136 fast I/Os - most 5V-tolerant, up to 14 with independent supply down to 1.08 V. Pin functions include dedicated UCPD CC1/CC2 lines, dual OCTOSPI interfaces, and TrustZone-secured securable pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Main power supply and ground | Supports dual-supply configuration with separate VDDA for analog domain; SMPS/LDO selectable via PWR_CR3 register. |
| VBAT | Backup power supply | Directly powers RTC, 32×32-bit backup registers, and 2-KB backup SRAM during main power loss - enables tamper-resilient timekeeping. |
| UCPD_CC1 / UCPD_CC2 | USB Type-C® configuration channel | Hardware-managed CC line detection and PD messaging - eliminates need for external UCPD transceivers in compact USB-C designs. |
| OCTOSPI1_IO0–7 | Octo-SPI data/address bus | Enables direct XIP execution from high-density serial flash (up to 200 MHz) with ECC protection - reduces BOM and PCB area vs parallel NOR. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 136 pins with interrupt capability; 24 support wake-up from Standby/Shutdown - allows flexible peripheral mapping and deep-sleep optimization. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (ADC→DMA→memory→timer) without CPU intervention - reduces active time by >90% in sensor logging cycles. |
| FlexPowerControl with SMPS | Integrated step-down converter supports dynamic voltage scaling between 0.9 V and 1.2 V core - cuts dynamic power by up to 40% vs fixed-LDO operation. |
| Secure Firmware Installation (SFI) | Root-secured boot entry with HDP (Hide Protection Area) prevents unauthorized firmware injection - satisfies IEC 62443-3-3 SL2 requirements. |
| CORDIC + FMAC coprocessors | Hardware-accelerated trigonometric and filter math - offloads 85% of FFT and PID computation from CPU, freeing bandwidth for real-time control. |
| Chrom-ART Accelerator (DMA2D) | Dedicated 2D graphics engine for GUI rendering - enables smooth 240×320 LCD updates at <1% CPU load in HMI applications. |
Applications
| Smart Utility Meter | Industrial Wireless Sensor Node |
|---|---|
Use Scenario: Battery-powered electricity/water/gas meter with metrology, secure firmware updates, and NB-IoT backhaul. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing secure OTA updates via UCPD/USB-C, and scheduling low-power radio bursts using LPBAM timers. Use Value: 530 nA Standby with RTC ensures >15-year battery life; TrustZone isolates metrology firmware from communication stack to prevent tampering. | Use Scenario: Self-powered vibration/temperature/pressure node in predictive maintenance systems, transmitting data via LoRaWAN or BLE. IC Role / Device Role / Timing Role: Real-time sensor hub acquiring analog signals via 14-bit ADC, performing edge analytics with CORDIC/FMAC, and entering Stop 3 mode between samples. Use Value: 4.3 µA Stop 3 with full SRAM preserves context across 10-second sampling intervals; 2.5-Msps ADC captures transient mechanical events without aliasing. |
| Secure Edge Gateway | USB-C Power Delivery Endpoint |
Use Scenario: Field-deployable gateway aggregating Modbus, CAN FD, and RS-485 fieldbus data into encrypted TLS tunnels over Ethernet/Wi-Fi. IC Role / Device Role / Timing Role: Secure host processor running TF-M with PSA-certified services, managing crypto operations via HASH/RNG, and isolating network stack in non-secure world. Use Value: 133000 SecureMark™-TLS score validates hardware-accelerated TLS 1.3 handshake performance; 722 KB SRAM with ECC ON buffers multiple concurrent sessions. | Use Scenario: Compact USB-C sink device (e.g., portable monitor, docking station) negotiating power contracts up to 100 W while managing display data lanes. IC Role / Device Role / Timing Role: Dedicated UCPD controller handling PD messaging, CC line state monitoring, and VCONN switching - decoupled from main application logic via hardware state machine. Use Value: Integrated UCPD eliminates external PD controller IC; hardware PD state machine achieves <100 µs response to CC voltage changes - meets USB PD 3.1 timing compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U585QIT6QTR | Same U5 series, adds AES-256/GCM/SHA-3 crypto accelerators and 100-MHz Octo-SPI; 169-ball UFBGA169 package. | Required for FIPS 140-3 Level 3 certified endpoints needing post-quantum-ready cryptography. | Select when hardware SHA-3/AES-GCM is mandatory and board space permits UFBGA169. |
| RA4M3GFP | Renesas RA4M3: Cortex-M33, 1 MB Flash, 384 KB SRAM, no TrustZone memory isolation, no SMPS, 1.6 µA Stop mode. | Suitable for cost-sensitive industrial HMI where full TrustZone partitioning is not required. | Choose for simpler secure boot (ARMv8-M Baseline) and lower unit cost, accepting reduced low-power depth and no hardware crypto accelerators. |
Compared with STM32U575ZIT3QTR, the STM32U585QIT6QTR adds quantum-resistant crypto but requires larger packaging and higher BOM cost, while the RA4M3GFP trades TrustZone memory isolation and SMPS efficiency for lower price and simpler toolchain support.
Availability
STM32U575ZIT3QTR is available at Aetrix Electronics and suitable for smart utility meters, industrial wireless sensor nodes, secure edge gateways, and USB-C PD endpoints requiring stable component supply across extended product lifecycles.
Supply support for STM32U575ZIT3QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32U5 series targets ultra-low-power, high-security embedded applications - combining Arm TrustZone, advanced power gating, and hardware crypto accelerators to enable decade-long battery operation in certified IoT endpoints.
FAQ
What is the maximum operating temperature range for STM32U575ZIT3QTR?
The STM32U575ZIT3QTR is qualified for operation from –40 °C to +125 °C ambient temperature, validated per AEC-Q100 Grade 1 requirements. This extended range supports deployment in under-hood automotive modules, industrial motor drives, and outdoor utility infrastructure without derating.
Does STM32U575ZIT3QTR support hardware-based secure boot with root-of-trust?
Yes - it implements a hardware-enforced secure boot chain starting from immutable ROM bootloader, verified via unique boot entry and secured by the Hide Protection Area (HDP). The root of trust is reinforced by 96-bit unique ID, 512-byte OTP for keys, and TrustZone-isolated secure firmware installation (SFI).
Can the internal SMPS be used concurrently with the LDO regulator?
No - the SMPS and LDO are mutually exclusive power supply options selected at reset via PWR_CR3 register. The SMPS must be enabled before disabling the LDO; simultaneous operation is electrically prohibited and not supported by the power controller state machine.
How many wake-up pins are available in Standby mode?
STM32U575ZIT3QTR provides 24 dedicated wake-up pins in Standby mode, all capable of generating interrupts from any GPIO port. These pins retain their configuration and pull settings across Standby entry/exit, enabling reliable event-driven wake-up without software reinitialization.
STM32U575ZIT3QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- -
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- -
- Core Size:
- -
- Speed:
- -
- Connectivity:
- -
- Peripherals:
- -
- Number of I/O:
- -
- Program Memory Size:
- -
- Program Memory Type:
- -
- EEPROM Size:
- -
- RAM Size:
- -
- Voltage - Supply (Vcc/Vdd):
- -
- Data Converters:
- -
- Oscillator Type:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
STM32U575ZIT3QTR FAQ
1.How can I place an order for STM32U575ZIT3QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U575ZIT3QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U575ZIT3QTR reliable?
The price and inventory of STM32U575ZIT3QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U575ZIT3QTR is usually 5 days.
3.What payment methods are accepted for STM32U575ZIT3QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U575ZIT3QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U575ZIT3QTR?
STM32U575ZIT3QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U575ZIT3QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U575ZIT3QTR?
For technical support, including STM32U575ZIT3QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U575ZIT3QTR requirements.
6.How does Aetrix verify that STM32U575ZIT3QTR is sourced from the original manufacturer or authorized distributors?
All STM32U575ZIT3QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U575ZIT3QTR meets industry standards.
7.What is the process for return or replacement of STM32U575ZIT3QTR?
All STM32U575ZIT3QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U575ZIT3QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U575ZIT3QTR part is unused and in its original packaging.
Return procedure for STM32U575ZIT3QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U575ZIT3QTR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
