STMicroelectronics STM32U585CIT6Q
- Part No.:
- STM32U585CIT6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM32U585CIT6Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,056
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U585CIT6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, 240 DMIPS performance, 2 MB Flash (ECC), 786 KB SRAM, and integrated crypto accelerators (AES, PKA, HASH, RNG). It operates from 1.71–3.6 V across –40 °C to +125 °C and delivers 4.3 µA Stop 3 mode with full SRAM retention-ideal for battery-powered industrial sensors and secure IoT edge nodes.
For engineers reviewing the STM32U585CIT6Q datasheet, STM32U585CIT6Q pinout, STM32U585CIT6Q application, or STM32U585CIT6Q equivalent, key selection criteria include TrustZone-enabled secure boot, LPBAM autonomous peripheral operation in Stop 2, dual Octo-SPI interfaces for encrypted external memory, and 14-bit/12-bit ADCs with hardware oversampling for precision sensing.
Technical Context
The device implements Arm TrustZone for system-wide hardware isolation between secure and non-secure firmware domains, enforced by GTZC controllers for memories, peripherals, and I/Os. Its FlexPowerControl architecture enables low-power background autonomous mode (LPBAM) using DMA-driven peripheral chains functional down to Stop 2 mode.
Core timing relies on three PLLs (system, USB, audio/ADC), dual oscillators (4–50 MHz HSE + 32 kHz LSE), and clock recovery (CRS) with ±0.25% accuracy. Security includes SESIP3/PSA Level 3 certification, secure firmware installation (SFI), on-the-fly Octo-SPI decryption (OTFDEC), and tamper detection with backup register protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, DSP extensions - enables secure real-time control with deterministic floating-point math. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports high-throughput sensor fusion and protocol stacks without external co-processors. |
| Memory | 2 MB Flash (ECC, read-while-write, 100 kcycles endurance) + 786 KB SRAM (ECC configurable) - ensures data integrity and long-term reliability in harsh environments. |
| Low-Power Modes | 160 nA Shutdown, 530 nA Standby with RTC, 4.3 µA Stop 3 with full SRAM - extends battery life to years in metering and wearable applications. |
| Security | SESIP3 & PSA Level 3 certified; embedded root secure services (RSS); hardware unique key (HUK); active tamper detection - meets IEC 62443-3-3 and NIST SP800-193 requirements. |
| Analog Peripherals | 14-bit ADC @ 2.5 Msps (hardware oversampling), 12-bit ADC autonomous in Stop 2, 2× DAC, 2× OPAMP, 2× comparator - enables high-fidelity signal acquisition without CPU wake-up. |
| Connectivity | 1× CAN FD, 6× USART (with LIN/IrDA), 4× I²C FM+, 2× SAI, 1× USB OTG FS, 1× UCPD Type-C/PD controller - supports mixed wired/wireless industrial gateways. |
Pinout & Package
STM32U585CIT6Q is housed in a 48-pin UFQFPN package (7 × 7 mm, 0.5 mm pitch), optimized for space-constrained portable and industrial designs. The package supports reflow soldering and provides thermal pad for enhanced power dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Main, analog, and I/O supply rails | Independent 1.71–3.6 V domains enable mixed-signal integrity and flexible power sequencing. |
| VSS, VSSA, VSSIO2 | Ground references | Dedicated analog/digital grounds reduce coupling noise in precision ADC/DAC operation. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 136 fast I/Os with interrupt capability; most 5V-tolerant; up to 14 support independent 1.08–3.6 V supply for interfacing legacy logic. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, main flash, or SRAM) at reset - critical for secure field firmware updates. |
| NRST | Reset input | Active-low asynchronous reset with internal pull-up; supports external watchdog or power-on reset coordination. |
| OSC_IN / OSC_OUT | HSE crystal interface | Supports 4–50 MHz external crystal for precise timing in communication and measurement subsystems. |
| LSE_IN / LSE_OUT | RTC crystal interface | 32.768 kHz crystal connection enabling calendar-accurate timekeeping and ultra-low-power wake-up events. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enforced secure boot | Root of trust established via unique boot entry and secure hide protection area (HDP), preventing unauthorized firmware execution. |
| LPBAM autonomous peripherals | Peripherals (ADC, timers, UART) operate via DMA in Stop 2 mode without CPU intervention - reduces active time and energy per measurement cycle. |
| On-the-fly external memory decryption | OTFDEC engine decrypts Octo-SPI NOR/FRAM content in real time using AES-128/256 - enables secure code/data storage outside internal Flash. |
| Hardware crypto acceleration | Dual AES coprocessors (one DPA-resistant), PKA for ECC/RSA, HASH, and NIST SP800-90B-compliant TRNG - accelerates TLS handshake and secure OTA updates. |
| Flexible power architecture | Integrated SMPS + LDO with dynamic voltage scaling and switch-on-the-fly - improves efficiency across 1.8 V to 3.3 V operating points. |
Applications
| Smart Utility Meter | Secure Industrial Gateway |
|---|---|
Use Scenario: Battery-powered electricity/water meter with 10-year lifespan, remote firmware updates, and tamper detection. IC Role / Device Role / Timing Role: Main MCU executing metrology algorithms, managing secure OTA via UCPD/USB, and maintaining RTC calendar during VBAT-only operation. Use Value: 530 nA Standby with RTC + 160 nA Shutdown ensures >10-year battery life; TrustZone isolates metrology firmware from update stack. | Use Scenario: Edge gateway aggregating Modbus, CAN FD, and BLE sensor data before forwarding to cloud via TLS-secured Ethernet/Wi-Fi. IC Role / Device Role / Timing Role: Secure host controller running TF-M, performing TLS 1.3 handshakes with hardware-accelerated crypto, and managing multi-protocol scheduling via LPDMA. Use Value: Dual AES + PKA + HASH accelerators cut TLS negotiation time by >70%; LPBAM offloads UART/CAN polling to save CPU cycles. |
| Wearable Health Monitor | Asset Tracking Module |
Use Scenario: Compact wearable measuring ECG, SpO₂, and motion via analog front-end and capacitive touch interface. IC Role / Device Role / Timing Role: Sensor hub with 14-bit ADC oversampling, Chrom-ART DMA2D for local display rendering, and TSC for button-free UI. Use Value: 14-bit ADC @ 2.5 Msps with hardware averaging achieves <1 LSB INL; 4.3 µA Stop 3 preserves context during sleep between measurements. | Use Scenario: GPS-enabled tracker logging location, temperature, and shock events in logistics containers with multi-year battery life. IC Role / Device Role / Timing Role: Low-power coordinator managing GPS UART, accelerometer I²C, and cellular modem SPI while maintaining secure firmware state. Use Value: 19.5 µA/MHz Run mode + 8.95 µA Stop 2 with full SRAM enables aggressive duty cycling; 96-bit UID enables cryptographic device identity binding. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L562VEJ6 | Same Cortex-M33 core, TrustZone, and 2 MB Flash but lacks UCPD, CAN FD, and OTFDEC; lower analog integration (no 14-bit ADC). | Suitable for cost-sensitive secure MCU applications without Type-C PD or encrypted external memory needs. | Select when UCPD, CAN FD, or on-the-fly external memory decryption are not required - offers lower BOM cost and smaller footprint. |
| RA6M5GFP | Arm Cortex-M33 with TrustZone, 1 MB Flash, 512 KB SRAM, but no OTFDEC, no UCPD, and only 12-bit ADC; uses Renesas' Secure Crypto Engine instead of PSA Level 3 certification. | Better suited for Japanese automotive/industrial customers requiring Renesas ecosystem and functional safety (ASIL-B ready). | Choose for ASIL-B compliance path or existing Renesas toolchain adoption; avoid if PSA Level 3 certification or Octo-SPI encryption is mandatory. |
Compared with STM32L562VEJ6 and RA6M5GFP, STM32U585CIT6Q uniquely combines PSA Level 3 certification, on-the-fly Octo-SPI decryption, UCPD Type-C/PD control, and 14-bit ADC - making it the only option for secure, battery-powered gateways requiring encrypted external code storage and high-precision analog sensing.
Availability
STM32U585CIT6Q is available at Aetrix Electronics and suitable for smart utility meters, secure industrial gateways, wearable health monitors, and asset tracking modules requiring stable component supply across extended product lifecycles.
Supply support for STM32U585CIT6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32U5 series targets ultra-low-power, high-security embedded applications - delivering best-in-class energy efficiency (ULPMark™-CP 450) and robust hardware-based security (PSA Level 3, SESIP3) for next-generation IoT endpoints.
FAQ
What is the maximum operating temperature for STM32U585CIT6Q?
The STM32U585CIT6Q is rated for operation from –40 °C to +125 °C ambient temperature, validated per industrial-grade specifications. This extended range supports deployment in under-hood automotive modules, outdoor utility meters, and factory-floor controllers without derating.
Does STM32U585CIT6Q support secure firmware updates over-the-air?
Yes - it supports secure OTA updates via TF-M (Trusted Firmware-M), leveraging embedded root secure services (RSS), hardware unique key (HUK), and verified boot chain. The UCPD controller enables authenticated firmware delivery over USB Type-C, while OTFDEC ensures encrypted external storage remains protected during update staging.
How many I/O pins support independent VDDIO2 supply?
Up to 14 I/O pins (grouped as GPIO ports with dedicated VDDIO2 rail) support independent supply down to 1.08 V, enabling direct interfacing with low-voltage logic (e.g., 1.2 V or 1.8 V ASICs or sensors) while the core runs at 3.3 V - critical for mixed-voltage system design.
Is the 14-bit ADC usable in low-power modes?
No - the 14-bit ADC (ADC1) requires Run or Sleep mode. However, the 12-bit ADC (ADC4) operates autonomously in Stop 2 mode with hardware oversampling, delivering up to 16-bit effective resolution while consuming only 1.9 µA - ideal for periodic sensor sampling without waking the CPU.
STM32U585CIT6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM32U5
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 33
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 10x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U585CIT6Q FAQ
1.How can I place an order for STM32U585CIT6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U585CIT6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U585CIT6Q reliable?
The price and inventory of STM32U585CIT6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U585CIT6Q is usually 5 days.
3.What payment methods are accepted for STM32U585CIT6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U585CIT6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U585CIT6Q?
STM32U585CIT6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U585CIT6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U585CIT6Q?
For technical support, including STM32U585CIT6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U585CIT6Q requirements.
6.How does Aetrix verify that STM32U585CIT6Q is sourced from the original manufacturer or authorized distributors?
All STM32U585CIT6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U585CIT6Q meets industry standards.
7.What is the process for return or replacement of STM32U585CIT6Q?
All STM32U585CIT6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U585CIT6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U585CIT6Q part is unused and in its original packaging.
Return procedure for STM32U585CIT6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U585CIT6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

