STMicroelectronics STM32U585CIU3Q
- Part No.:
- STM32U585CIU3Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-UFQFN Exposed Pad
- Datasheet:
-
STM32U585CIU3Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 48UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:2,648
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U585CIU3Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, 240 DMIPS performance, 2 MB Flash (ECC), 786 KB SRAM, and integrated crypto accelerators (AES, PKA, HASH, RNG). It operates from 1.71–3.6 V across –40 °C to +125 °C and delivers 4.3 µA Stop 3 mode with full SRAM retention-ideal for battery-powered industrial sensors and secure IoT edge nodes.
For engineers reviewing the STM32U585CIU3Q datasheet, STM32U585CIU3Q pinout, STM32U585CIU3Q application, or STM32U585CIU3Q equivalent, key selection criteria include its dual-bank read-while-write Flash, LPBAM autonomous peripheral operation down to Stop 2, PSA Level 3/SESIP3 certification, and UFBGA132 (7 × 7 mm) package with 136 fast I/Os.
Technical Context
The device integrates Arm TrustZone® for hardware-enforced secure/non-secure world isolation, with GTZC managing memory, peripheral, and I/O security attribution. Its FlexPowerControl architecture enables low-power background autonomous mode (LPBAM), where peripherals like ADC, timers, and DMA operate without CPU intervention in Stop 2 mode.
It features three PLLs (system, USB, audio), dual Octo-SPI interfaces supporting on-the-fly external memory decryption (OTFDEC), and a 14-bit 2.5-Msps ADC with hardware oversampling-enabling high-precision sensor acquisition while maintaining sub-µA sleep currents.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, and DSP extensions-enables secure real-time control with deterministic floating-point math. |
| Max Clock & Performance | 160 MHz / 240 DMIPS with 8-KB instruction cache-achieves zero-wait-state execution from Flash and external memories. |
| Memory | 2-MB Flash (ECC, 2 banks, 100 kcycles endurance) + 786-KB SRAM (ECC OFF) or 722-KB SRAM (ECC ON)-supports robust firmware updates and data integrity in harsh environments. |
| Low-Power Modes | 160 nA Shutdown, 530 nA Standby with RTC, 4.3 µA Stop 3 with full SRAM-extends battery life in always-on sensing applications. |
| Security | PSA Level 3 & SESIP3 certified; embedded root of trust, secure boot, HUK, SFI, and tamper detection-meets stringent IoT device attestation requirements. |
| Analog Peripherals | 14-bit 2.5-Msps ADC (oversampling), dual 12-bit DACs, 2 op-amps with PGA, 2 ultra-low-power comparators-enables high-fidelity signal conditioning without external components. |
| Communication | 1 CAN FD, 6 USARTs, 4 I²C, 2 SAI, USB OTG FS, USB Type-C/USB PD controller (UCPD), 2 SDMMC-supports mixed wired/wireless edge gateway connectivity. |
Pinout & Package
STM32U585CIU3Q uses a 132-ball UFBGA package (7 × 7 mm, 0.5 mm pitch) with 115 user I/Os, including 14 low-voltage I/Os (1.08–3.6 V supply), most 5V-tolerant. The package supports industrial thermal performance and high-density PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Main, analog, and I/O power supplies | Independent domains enable noise-isolated analog acquisition and flexible voltage rail partitioning. |
| VSS, VSSA, VSSIO2 | Ground references | Dedicated analog and I/O ground planes minimize coupling noise in mixed-signal operation. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset supervisor integration. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, Flash, or SRAM) at power-up; sampled during reset sequence. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | 136 total I/Os with interrupt capability; up to 14 support independent 1.08-V supply for ultra-low-voltage interface compatibility. |
| PC13–PC15 | RTC-related functions | Supports LSE crystal (32.768 kHz), RTC clock input, and tamper detection-enables calendar and secure timekeeping in VBAT mode. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (ADC→DMA→memory) without CPU wake-up-reduces active time by >90% in periodic sensing. |
| TrustZone + GTZC | Hardware-enforced isolation of secure firmware, keys, and peripherals-prevents unauthorized access to cryptographic assets and critical control logic. |
| ART Accelerator with ICACHE/DCACHE | 8-KB instruction + 4-KB data cache eliminates Flash wait states and accelerates external memory access-critical for real-time audio/video processing. |
| On-the-fly Octo-SPI Decryption (OTFDEC) | Decrypts external NOR/FRAM memory contents transparently during read-enables secure code execution from external storage without runtime overhead. |
| CORDIC + FMAC Coprocessors | Hardware-accelerated trigonometric (sin/cos/tan) and filter math (IIR/FIR) offloads CPU-improves motor control loop timing and sensor fusion efficiency. |
Applications
| Industrial Predictive Maintenance Sensor | Secure Smart Metering Node |
|---|---|
Use Scenario: Vibration and temperature monitoring on rotating machinery with local FFT analysis and wireless alert transmission. IC Role / Device Role / Timing Role: Main controller executing LPBAM-triggered ADC sampling, CORDIC-based spectral analysis, and secure OTA firmware update via TLS stack accelerated by SAES/PKA. Use Value: 4.3 µA Stop 3 mode extends 10-year battery life; PSA Level 3 certification satisfies utility-grade cybersecurity mandates. | Use Scenario: Electricity meter with tamper detection, encrypted energy logging, and remote tariff updates over NB-IoT. IC Role / Device Role / Timing Role: Secure metering SoC managing metrology ADC, RTC calendar, HUK-protected AES encryption, and UCPD-controlled isolated power delivery interface. Use Value: VBAT mode retains RTC and 2-KB backup SRAM during main power loss; tamper pins trigger immediate secure erase of billing data. |
| Medical Wearable Patch Monitor | Automotive Cabin Ambient Controller |
Use Scenario: ECG/SpO₂ patch with motion-compensated analog front-end, Bluetooth LE telemetry, and 7-day continuous operation. IC Role / Device Role / Timing Role: Ultra-low-power MCU acquiring 14-bit ADC data in Stop 2 mode, running adaptive filtering on FMAC, and managing BLE link via LPUART/SAI. Use Value: 19.5 µA/MHz Run mode @ 3.3 V and 530 nA Standby with RTC meet ISO 13485 power budget constraints. | Use Scenario: HVAC and lighting control unit in automotive cockpit with capacitive touch, ambient light sensing, and CAN FD bus communication. IC Role / Device Role / Timing Role: Central cabin controller interfacing TSC (22 channels), 12-bit ADC for light/temperature, and FDCAN for vehicle network integration. Use Value: –40 °C to +125 °C rating ensures reliability under hood-adjacent mounting; 136 I/Os consolidate discrete interface ICs into single-chip solution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | Same U5 series, but 1 MB Flash, 512 KB SRAM, no UCPD controller, lower temp grade (–40 °C to +85 °C). | Suitable for cost-sensitive consumer wearables without USB-C PD requirements or extended temperature needs. | Select when full 2 MB Flash, 125 °C operation, or UCPD functionality is not required-reduces BOM cost by ~18%. |
| NXP LPC55S69JBD100 | Arm Cortex-M33, 640 KB Flash, 320 KB SRAM, no Octo-SPI, no OTFDEC, NIST SP800-56A/B certified but not PSA Level 3. | Better suited for audio-centric edge AI (dual-core M33 + DSP) but lacks secure external memory execution and ultra-low-power stop modes. | Prefer for voice processing workloads; avoid where external encrypted code storage or sub-5-µA Stop modes are mandatory. |
Compared with STM32U575ZIT6Q and LPC55S69JBD100, the STM32U585CIU3Q uniquely combines PSA Level 3 certification, 2 MB ECC Flash with read-while-write, UCPD controller, and 4.3 µA Stop 3 mode-making it the only choice for high-assurance, long-life, USB-C–enabled industrial edge devices.
Availability
STM32U585CIU3Q is available at Aetrix Electronics and suitable for industrial predictive maintenance sensors, secure smart metering nodes, medical wearable patches, and automotive cabin controllers requiring stable component supply and long-term lifecycle assurance.
Supply support for STM32U585CIU3Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32U5 series targets ultra-low-power, high-security embedded applications-delivering certified TrustZone® isolation, sub-µA sleep modes, and hardware crypto acceleration for next-generation IoT endpoints.
FAQ
What is the maximum operating temperature for STM32U585CIU3Q?
The STM32U585CIU3Q is rated for operation from –40 °C to +125 °C, validated per JEDEC JESD22-A108. This extended temperature range supports deployment in under-hood automotive, industrial motor drives, and outdoor infrastructure equipment where ambient heat exceeds standard commercial limits.
Does STM32U585CIU3Q support external memory encryption?
Yes-it integrates an On-the-fly Decryption Engine (OTFDEC) that transparently decrypts Octo-SPI–connected external NOR, FRAM, or PSRAM using AES-128/256 keys stored in secure memory. Decryption occurs during read access with no CPU involvement or latency penalty.
How many I/Os support independent low-voltage supply?
Up to 14 I/Os (grouped as VDDIO2 domain) support independent supply down to 1.08 V, enabling direct interfacing with ultra-low-voltage sensors, displays, or logic without level shifters-critical for energy harvesting and coin-cell–powered designs.
Is the UFBGA132 package RoHS and REACH compliant?
Yes-the UFBGA132 package (A0G8 variant) is ECOPACK2 compliant, meeting RoHS Directive 2011/65/EU and REACH Regulation (EC) No. 1907/2006. Lead-free solderability and halogen-free molding compound are verified per ST's qualified process documentation.
STM32U585CIU3Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-UFQFN Exposed Pad
- Series:
- STM32U5
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 33
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 10x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U585CIU3Q FAQ
1.How can I place an order for STM32U585CIU3Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U585CIU3Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U585CIU3Q reliable?
The price and inventory of STM32U585CIU3Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U585CIU3Q is usually 5 days.
3.What payment methods are accepted for STM32U585CIU3Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U585CIU3Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U585CIU3Q?
STM32U585CIU3Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U585CIU3Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U585CIU3Q?
For technical support, including STM32U585CIU3Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U585CIU3Q requirements.
6.How does Aetrix verify that STM32U585CIU3Q is sourced from the original manufacturer or authorized distributors?
All STM32U585CIU3Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U585CIU3Q meets industry standards.
7.What is the process for return or replacement of STM32U585CIU3Q?
All STM32U585CIU3Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U585CIU3Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U585CIU3Q part is unused and in its original packaging.
Return procedure for STM32U585CIU3Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U585CIU3Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

