My Inquiry
My Account
STMicroelectronics STM32U585OIY6QTR
- Part No.:
- STM32U585OIY6QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 90-UFBGA, WLCSP
- Datasheet:
-
STM32U585OIY6QTR.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 90UFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,321
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U585OIY6QTR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® and FPU, delivering 240 DMIPS at up to 160 MHz. It integrates 2 MB Flash (with ECC), 786 KB SRAM, hardware crypto accelerators (AES, PKA, HASH), and supports LPBAM autonomous peripheral operation down to Stop 2 mode. It targets secure, battery-powered IoT edge nodes requiring real-time sensing, encrypted telemetry, and long-term operation on coin-cell or energy-harvested power.
For engineers reviewing the STM32U585OIY6QTR datasheet, STM32U585OIY6QTR pinout, STM32U585OIY6QTR application, or STM32U585OIY6QTR equivalent, key selection criteria include TrustZone-certified secure boot, sub-µA low-power modes (160 nA Shutdown, 530 nA Standby with RTC), dual 14-/12-bit ADCs with Stop 2 autonomy, Octo-SPI on-the-fly decryption, and UCPD USB Type-C/Power Delivery controller integration.
Technical Context
The device implements Arm TrustZone for system-wide hardware isolation between secure and non-secure firmware domains, enforced by GTZC controllers for memory, peripherals, and I/Os. Its FlexPowerControl architecture enables dynamic voltage scaling and SMPS/LDO switching, supporting five low-power modes with precise wake-up latency control and VBAT-backed RTC/calendar functionality.
It features dual cache subsystems: 8-KB instruction cache (ICACHE) enabling zero-wait-state execution from Flash at 160 MHz, and 4-KB data cache (DCACHE) optimized for external memory access. The ART Accelerator and clock recovery system (CRS) maintain timing accuracy across voltage/temperature variations without external crystal dependency for USB or audio timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, DSP extensions - enables secure real-time control with cryptographic offload and memory partitioning |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports deterministic real-time processing of sensor fusion, motor control, or protocol stacks |
| Flash / SRAM | 2 MB Flash (ECC, RWW), 786 KB SRAM (ECC OFF) - allows dual-bank firmware updates and large buffer storage for encrypted payloads |
| Low-Power Modes | 160 nA Shutdown, 530 nA Standby w/RTC - enables multi-year operation on CR2032 batteries in wireless sensor endpoints |
| Crypto Acceleration | 2 AES coprocessors (1 DPA-resistant), PKA, HASH, RNG (NIST SP800-90B) - accelerates TLS handshake, secure boot, and key derivation without CPU load |
| Analog Peripherals | 14-bit 2.5-Msps ADC (Stop 2 capable), 2×12-bit DAC, 2 OPAMPs, 2 comparators - supports high-precision sensor conditioning and closed-loop analog control |
| Communication Interfaces | 1×UCPD, 1×USB OTG FS, 2×SAI, 6×U(S)ART, 1×CAN FD, 4×I²C, 3×SPI, 2×SDMMC - enables mixed wired/wireless connectivity including USB-C PD negotiation and automotive-grade CAN FD |
Pinout & Package
STM32U585OIY6QTR is housed in a 48-pin UFQFPN package (7 × 7 mm, 0.5 mm pitch), optimized for space-constrained portable and industrial IoT designs. This package supports full I/O functionality including 39 general-purpose I/Os (most 5V-tolerant), dedicated UCPD pins (UCPD1_DB, UCPD1_CC1/CC2), USB OTG FS pins (DP/DM), and multiple power/ground domains (VDD, VDDA, VSSA, VBAT, VREF+).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Main digital supply input | 1.71–3.6 V core rail; powers CPU, memories, and digital peripherals; requires local decoupling |
| VDDA | Analog domain supply | Independent 1.71–3.6 V rail for ADC/DAC/OPAMP; critical for analog measurement accuracy |
| VBAT | Backup domain supply | Supplies RTC, 32×32-bit backup registers, and 2 KB backup SRAM during main power loss |
| UCPD1_CC1 / UCPD1_CC2 | USB Type-C configuration channel | Detect cable orientation, negotiate power role (source/sink), and manage PD policy engine |
| UCPD1_DB | UCPD bidirectional data | Carries BMC-encoded PD communication; integrated transceiver eliminates external PHY |
| PA13 / PA14 | SWD debug interface | Serial Wire Debug (SWDIO/SWCLK); enables secure firmware programming and trace without JTAG pins |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC→DMA→Crypto→SRAM) while CPU remains in Stop 2 - reduces active time by >90% in sensor logging |
| TrustZone + GTZC Security | Hardware-enforced isolation of secure boot, key storage (HUK), and crypto services - meets PSA Level 3 and SESIP3 certification requirements |
| Octo-SPI On-the-Fly Decryption (OTFDEC) | Decrypts external NOR/PSRAM content in real time using AES-128/256 - enables secure code execution from external memory without exposing plaintext |
| Autonomous Analog Subsystem | 12-bit ADC4 operates fully in Stop 2 mode with hardware oversampling - captures temperature/humidity data without waking CPU |
| Integrated UCPD Controller | Full USB Type-C port controller with PD 3.0 support, VCONN switching, and dead-battery charging - eliminates need for discrete UCPD IC in compact chargers or dongles |
Applications
| Smart Utility Meter | Industrial Wireless Sensor Node |
|---|---|
Use Scenario: Battery-powered gas/water meter transmitting hourly consumption via NB-IoT or LoRaWAN. IC Role / Device Role / Timing Role: Main MCU executing secure firmware, managing metrology ADC sampling, encrypting payload with AES/PKA, and controlling UCPD for optional USB-C diagnostics port. Use Value: 160 nA Shutdown current extends 10-year battery life; TrustZone isolates metrology firmware from OTA update stack; LPBAM minimizes CPU wake-ups during sensor reads. | Use Scenario: Enclosed vibration/temperature node on rotating machinery, powered by energy harvesting. IC Role / Device Role / Timing Role: Real-time edge processor acquiring analog sensor data via ADC4 in Stop 2, running FFT on FMAC, and transmitting alerts via CAN FD or UART-to-LoRa bridge. Use Value: Sub-µA standby with RTC wake-up ensures scheduled measurements; dual ADCs enable simultaneous temp/vibration capture; CORDIC accelerates trigonometric calculations for spectral analysis. |
| Secure Medical Wearable | USB-C Power Delivery Accessory |
Use Scenario: ECG patch with Bluetooth LE and encrypted patient data storage. IC Role / Device Role / Timing Role: Secure host managing biopotential signal chain (OPAMP → ADC1 → crypto), storing keys in HUK, and enforcing secure boot before BLE stack initialization. Use Value: NIST-compliant RNG and PSA Level 3 certification satisfy HIPAA-aligned security requirements; 14-bit ADC resolution supports clinical-grade waveform fidelity. | Use Scenario: Compact USB-C wall charger negotiating 45 W PD contracts with laptops and phones. IC Role / Device Role / Timing Role: Dedicated UCPD controller handling BMC signaling, policy engine, VBUS monitoring, and fault protection - no external MCU required. Use Value: Integrated UCPD eliminates discrete PD controller BOM; 530 nA Standby with RTC enables fast wake-up for cable insertion detection; robust ESD protection on CC pins meets USB-IF compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L562VEJ6 | Same Cortex-M33 core, but only 512 KB Flash, no UCPD, no OTFDEC, lower crypto acceleration (1 AES, no PKA) | Lacks USB-C PD control and external memory encryption - unsuitable for USB-C accessories or secure external code execution | Select when cost-sensitive, lower-security IoT endpoints require basic TrustZone but not USB-C or external flash security |
| NXP LPC55S69JBD100 | Arm Cortex-M33 with TrustZone, 640 KB Flash, 320 KB SRAM, no UCPD, no OTFDEC, different peripheral set (no CAN FD, no SAI) | Strong AI/ML inference support via DSP extensions, but weaker analog and USB-C capabilities - better for voice/audio preprocessing than power delivery | Select when edge ML inference (e.g., keyword spotting) dominates over USB-C or metrology-grade analog acquisition |
Compared with STM32L562VEJ6 and LPC55S69JBD100, the STM32U585OIY6QTR uniquely combines USB-C UCPD control, Octo-SPI on-the-fly decryption, and sub-µA low-power modes - making it the only choice for secure, battery-operated USB-C accessories and externally encrypted firmware deployments.
Availability
STM32U585OIY6QTR is available at Aetrix Electronics and suitable for smart utility meters, industrial wireless sensor nodes, secure medical wearables, and USB-C power delivery accessories requiring stable component supply across multi-year production cycles.
Supply support for STM32U585OIY6QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, sensors, and automotive ICs with strong focus on energy efficiency and security.
The STM32U5 series is ST's flagship ultra-low-power MCU line designed specifically for secure, battery-operated IoT edge devices demanding PSA Level 3 certification, sub-µA sleep currents, and integrated USB-C power delivery control.
FAQ
What is the maximum operating temperature range for STM32U585OIY6QTR?
The STM32U585OIY6QTR is rated for industrial operation from –40 °C to +125 °C ambient temperature. This extended range is validated per ST's production data (DS13086 Rev 10), enabling deployment in harsh environments such as smart meters, motor drives, and under-hood automotive modules where thermal stability is critical.
Does STM32U585OIY6QTR support secure firmware updates over-the-air (OTA)?
Yes - it supports secure OTA updates via TF-M (Trusted Firmware-M), leveraging its TrustZone-secured boot process, hardware unique key (HUK), and AES/PKA accelerators. The device validates firmware signatures in secure ROM before loading, and uses on-the-fly decryption (OTFDEC) to execute updated code directly from encrypted external flash without exposing plaintext.
Can the UCPD controller operate without an external USB-C PHY?
Yes - the integrated UCPD controller includes a complete physical layer (PHY) for BMC signaling on CC1/CC2 lines, VCONN switching, VBUS monitoring, and fault protection. No external USB-C transceiver is required, reducing BOM count and PCB area in compact USB-C accessories like chargers, docks, and cables.
How does LPBAM reduce system power consumption in sensor applications?
LPBAM enables autonomous peripheral sequences - for example, triggering ADC sampling, transferring results via DMA to crypto engine, and storing encrypted output in SRAM - all while the CPU remains in Stop 2 mode. This eliminates CPU wake-up overhead and reduces active power by up to 90% compared to polling-based architectures in periodic sensing tasks.
STM32U585OIY6QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 90-UFBGA, WLCSP
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U585OIY6QTR FAQ
1.How can I place an order for STM32U585OIY6QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U585OIY6QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U585OIY6QTR reliable?
The price and inventory of STM32U585OIY6QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U585OIY6QTR is usually 5 days.
3.What payment methods are accepted for STM32U585OIY6QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U585OIY6QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U585OIY6QTR?
STM32U585OIY6QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U585OIY6QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U585OIY6QTR?
For technical support, including STM32U585OIY6QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U585OIY6QTR requirements.
6.How does Aetrix verify that STM32U585OIY6QTR is sourced from the original manufacturer or authorized distributors?
All STM32U585OIY6QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U585OIY6QTR meets industry standards.
7.What is the process for return or replacement of STM32U585OIY6QTR?
All STM32U585OIY6QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U585OIY6QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U585OIY6QTR part is unused and in its original packaging.
Return procedure for STM32U585OIY6QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U585OIY6QTR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
