STMicroelectronics STM32U585QII3
- Part No.:
- STM32U585QII3
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 132-UFBGA
- Datasheet:
-
STM32U585QII3.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 132UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,927
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U585QII3 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone® and FPU, delivering 240 DMIPS at up to 160 MHz. It integrates 2 MB Flash (with ECC), 786 KB SRAM (722 KB with ECC ON), and hardware crypto accelerators including dual AES coprocessors and PSA Level 3/SESIP3-certified security. It operates from 1.71 V to 3.6 V across –40 °C to +125 °C and targets secure, battery-powered industrial sensors and IoT edge nodes requiring autonomous low-power operation.
For engineers reviewing the STM32U585QII3 datasheet, STM32U585QII3 pinout, STM32U585QII3 application, or STM32U585QII3 equivalent, key selection criteria include its 19.5 µA/MHz Run mode @ 3.3 V, LPBAM-enabled peripheral autonomy in Stop 2, VBAT-backed RTC + 2-KB backup SRAM, and UFBGA132 (7 × 7 mm) package with 136 fast I/Os - all critical for energy-constrained, safety-certifiable embedded designs.
Technical Context
The STM32U585QII3 implements a dual-bank Flash architecture supporting read-while-write and 100 kcycle endurance on 512 KB, paired with ECC protection for both Flash and SRAM. Its FlexPowerControl system enables seven low-power modes - including 160 nA Shutdown and 530 nA Standby with RTC - managed via integrated LDO and SMPS with dynamic voltage scaling.
TrustZone® enforces hardware-isolated secure/non-secure worlds, with GTZC controlling memory, peripheral, and I/O security attribution. The device includes two Octo-SPI interfaces with on-the-fly decryption (OTFDEC), a public key accelerator (PKA), and dual AES engines - one DPA-resistant - enabling secure firmware installation (SFI) and over-the-air updates via TF-M.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, and DSP extensions - enables secure real-time control with deterministic floating-point math. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - achieves zero-wait-state execution via 8-KB instruction cache (ART Accelerator). |
| Memory | 2-MB Flash (ECC, dual-bank RWW), 786-KB SRAM (722 KB with ECC ON) - supports robust code storage and data integrity in harsh environments. |
| Low-Power Modes | 160 nA Shutdown, 530 nA Standby w/RTC, 1.9 µA Stop 3 w/16-KB SRAM - enables multi-year battery life in sensor endpoints. |
| Crypto Acceleration | Dual AES (one DPA-resistant), PKA, HASH, RNG (NIST SP800-90B), OTFDEC - offloads TLS stack and secure boot without CPU overhead. |
| Security Certification | PSA Certified Level 3 & SESIP3 Assurance Target - meets requirements for certified secure firmware deployment in regulated markets. |
| Analog Peripherals | 14-bit ADC @ 2.5 Msps (hardware oversampling), dual 12-bit DAC, 2 op-amps with PGA, 2 ultra-low-power comparators - supports high-fidelity sensor signal chain integration. |
| Package | UFBGA132 (7 × 7 mm, 0.5 mm pitch) - balances I/O count (136), board area, and thermal performance for compact industrial modules. |
Pinout & Package
STM32U585QII3 is housed in a 132-ball UFBGA package (7 × 7 mm, 0.5 mm pitch) with 136 general-purpose I/Os - most 5V-tolerant, up to 14 with independent supply down to 1.08 V. Pin functions support full peripheral multiplexing including dual Octo-SPI, USB Type-C/UCPD, CAN FD, SDMMC, and parallel camera interface.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O power supplies | Independent domains allow mixed-voltage I/O (1.08–3.6 V) and noise-isolated ADC operation. |
| VSS, VSSA | Digital and analog ground returns | Separate analog/digital ground pins minimize coupling noise in precision measurement applications. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors and brown-out detection. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, main Flash, or SRAM); sampled at reset release. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os with alternate functions | Support up to 136 pins with interrupt capability, configurable pull-up/down, and multiple AF mappings per pin (e.g., USART, SPI, TIM, ADC). |
| PC13–PC15 | RTC-related pins (LSE, RTC_OUT, TAMPER) | Enable hardware calendar, tamper detection, and 32-kHz timekeeping with VBAT backup supply. |
| VBAT | Battery backup supply | Directly powers RTC, 32 × 32-bit backup registers, and 2-KB backup SRAM during main power loss. |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl with LPBAM | Enables DMA-driven peripheral autonomy (e.g., ADC → memory → timer wakeup) down to Stop 2 mode - eliminates CPU wakeups for sensor polling. |
| TrustZone + GTZC | Hardware-enforced isolation of secure firmware, keys, and peripherals - required for PSA Level 3 certification and secure bootloader implementation. |
| Octo-SPI with OTFDEC | Decrypts external flash contents on-the-fly using AES-128/256 - enables secure code execution from external memory without exposing plaintext. |
| CORDIC + FMAC | Accelerates trigonometric (sin/cos/tan) and filter coefficient computation - reduces CPU load in motor control and digital power conversion algorithms. |
| Chrom-ART (DMA2D) | Offloads 2D graphic rendering (copy, fill, blend) from CPU - improves UI responsiveness in HMI applications with minimal RAM bandwidth impact. |
| Secure Firmware Installation (SFI) | Leverages embedded Root Secure Services (RSS) and Hardware Unique Key (HUK) to validate and install signed firmware images - prevents unauthorized code injection. |
Applications
| Industrial Sensor Node | Smart Metering Endpoint |
|---|---|
Use Scenario: Battery-powered temperature/humidity/pressure sensor node transmitting encrypted telemetry via LoRaWAN or NB-IoT. IC Role / Device Role / Timing Role: Main controller executing sensor fusion, crypto signing, and low-power scheduling; RTC provides precise timestamping for data logs. Use Value: 160 nA Shutdown current and LPBAM-driven ADC+DMA sequence extend battery life beyond 10 years; PSA Level 3 certifies firmware integrity for utility-grade deployments. |
Use Scenario: Electricity/water/gas meter with tamper detection, secure billing data storage, and remote firmware update capability. IC Role / Device Role / Timing Role: Trusted execution environment hosting metrology algorithms, secure key management, and OTA update handler; tamper pins monitor enclosure breach. Use Value: Dual AES + PKA + OTFDEC enable end-to-end encrypted data pipelines; SESIP3 certification satisfies regulatory audit requirements for revenue-grade meters. |
| Medical Wearable Monitor | Secure Gateway Controller |
Use Scenario: ECG/PPG patch continuously monitoring vital signs and streaming anonymized data to cloud via BLE or cellular. IC Role / Device Role / Timing Role: Real-time signal acquisition (14-bit ADC @ 2.5 Msps), on-chip filtering (MDF/ADF), and TLS 1.3 handshake acceleration for HIPAA-compliant transmission. Use Value: 530 nA Standby with RTC preserves time context during sleep; NIST SP800-90B RNG ensures cryptographically strong session keys for patient data confidentiality. |
Use Scenario: Edge gateway aggregating data from field devices (Modbus, CAN FD, RS-485) and forwarding to cloud with protocol translation and local policy enforcement. IC Role / Device Role / Timing Role: Secure host processor managing isolated communication stacks, firewall rules, and trusted boot chain; CAN FD + dual Octo-SPI support legacy and modern field buses. Use Value: UFBGA132 package accommodates 136 I/Os for multi-interface expansion; TrustZone isolates untrusted field protocols from secure cloud uplink logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L562VEJ6 | Same Cortex-M33 core, but only 512 KB Flash, 256 KB SRAM, no OTFDEC or UCPD; lower ULPMark-CP (340 vs 450). | Lacks CAN FD, USB Type-C/UCPD, and external memory decryption - unsuitable for secure gateways or USB PD applications. | Select when cost-sensitive, lower memory footprint suffices, and external flash encryption is not required. |
| NXP LPC55S69JBD100 | Arm Cortex-M33 with TrustZone, 640 KB Flash, 320 KB SRAM, no OTFDEC; includes DSP-focused peripherals but weaker low-power spec (1.1 µA Stop vs 1.9 µA Stop 3). | Stronger audio processing (SAI, PDM), weaker crypto acceleration (no PKA, single AES); lacks PSA Level 3 certification. | Prefer for audio-centric edge AI inference where cryptographic assurance is secondary to DSP throughput. |
Compared with STM32L562VEJ6 and LPC55S69JBD100, the STM32U585QII3 uniquely combines PSA Level 3 certification, OTFDEC, UCPD, CAN FD, and industry-leading 160 nA Shutdown current - making it the only choice for battery-powered, field-deployable devices requiring certified security and multi-protocol connectivity.
Availability
STM32U585QII3 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart metering endpoints, medical wearables, and secure gateway controllers requiring stable component supply across extended product lifecycles.
Supply support for STM32U585QII3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors since 1987.
The STM32U5 series targets ultra-low-power, security-critical embedded applications - combining Arm TrustZone, PSA-certified firmware services, and sub-µA power states to enable next-generation IoT and industrial edge devices.
FAQ
What is the maximum operating temperature range for STM32U585QII3?
The STM32U585QII3 is qualified for operation from –40 °C to +125 °C ambient temperature, meeting industrial and extended-temperature requirements. This rating applies across all low-power modes and full-speed operation at 160 MHz, verified per JEDEC JESD22-A104 and JESD22-A108 standards.
Does STM32U585QII3 support external memory interfaces beyond Octo-SPI?
Yes - in addition to two Octo-SPI interfaces, the STM32U585QII3 includes a Flexible Static Memory Controller (FSMC) supporting SRAM, PSRAM, NOR, NAND, and FRAM memories with up to 16-bit data bus width and programmable timing parameters for legacy parallel memory integration.
How does the Low-Power Background Autonomous Mode (LPBAM) reduce system power consumption?
LPBAM allows peripherals like ADC, timers, and DMA to operate autonomously in Stop 2 mode without CPU intervention - for example, triggering ADC conversions every 10 seconds, storing results in SRAM, and waking the CPU only upon buffer full or threshold event, cutting active-mode duty cycle by >95% in sensor polling use cases.
Is the UFBGA132 package of STM32U585QII3 compatible with standard reflow profiles?
Yes - the UFBGA132 (7 × 7 mm, 0.5 mm pitch) package complies with IPC/JEDEC J-STD-020 moisture sensitivity level 3 and supports standard lead-free reflow profiles (peak 260 °C, 60-second duration above 217 °C), with recommended stencil aperture ratio ≥0.66 for reliable solder paste transfer.
STM32U585QII3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 132-UFBGA
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 106
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 24x12b/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U585QII3 FAQ
1.How can I place an order for STM32U585QII3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U585QII3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U585QII3 reliable?
The price and inventory of STM32U585QII3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U585QII3 is usually 5 days.
3.What payment methods are accepted for STM32U585QII3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U585QII3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U585QII3?
STM32U585QII3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U585QII3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U585QII3?
For technical support, including STM32U585QII3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U585QII3 requirements.
6.How does Aetrix verify that STM32U585QII3 is sourced from the original manufacturer or authorized distributors?
All STM32U585QII3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U585QII3 meets industry standards.
7.What is the process for return or replacement of STM32U585QII3?
All STM32U585QII3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U585QII3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U585QII3 part is unused and in its original packaging.
Return procedure for STM32U585QII3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U585QII3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

