STMicroelectronics STM32U585QII3Q
- Part No.:
- STM32U585QII3Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 132-UFBGA
- Datasheet:
-
STM32U585QII3Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 132UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,287
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U585QII3Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, 240 DMIPS performance, 2 MB Flash (ECC), 786 KB SRAM, and integrated crypto accelerators (AES, PKA, HASH, RNG). It operates from 1.71–3.6 V across –40 °C to +125 °C and supports LPBAM autonomous peripheral operation down to Stop 2 mode - deployed in battery-powered industrial sensors and secure IoT edge nodes.
For engineers reviewing the STM32U585QII3Q datasheet, STM32U585QII3Q pinout, STM32U585QII3Q application, or STM32U585QII3Q equivalent, key selection criteria include its 160 MHz max CPU frequency with 0-wait-state flash execution, 19.5 µA/MHz Run-mode efficiency, dual 14-/12-bit ADCs with Stop 2 autonomy, TrustZone-enforced memory isolation, and UCPD-based USB Type-C/Power Delivery control capability.
Technical Context
The STM32U585QII3Q implements a dual-bank Arm Cortex-M33 core with MPU, FPU, and TrustZone® for hardware-enforced secure/non-secure world separation. Its ART Accelerator includes 8 KB instruction cache and 4 KB data cache, enabling zero-wait-state execution at 160 MHz from internal Flash or external Octo-SPI memories.
Power architecture integrates both LDO and SMPS step-down converters with on-the-fly voltage scaling and dynamic power gating. Low-power modes are hierarchically structured: Shutdown (160 nA), Standby (210 nA), Stop 2 (4.0 µA with 16 KB SRAM), and Stop 3 (1.9 µA with 16 KB SRAM), all supporting DMA-driven autonomous peripheral operation without CPU wake-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU - enables secure firmware partitioning and real-time signal processing. |
| Max Frequency | 160 MHz - delivers 240 DMIPS with ART Accelerator enabling 0-wait-state flash execution. |
| Flash Memory | 2 MB with ECC and read-while-write - supports dual-bank updates and field firmware upgrades without service interruption. |
| SRAM | 786 KB total (722 KB with ECC ON) - includes 322 KB configurable with ECC for safety-critical data retention. |
| Low-Power Modes | Stop 2 (4.0 µA w/16 KB SRAM), Stop 3 (1.9 µA w/16 KB SRAM), Shutdown (160 nA) - enables multi-year battery life in sensor endpoints. |
| Analog Peripherals | 14-bit 2.5-Msps ADC + 12-bit 2.5-Msps ADC (autonomous in Stop 2), 2× DAC, 2× OPAMP, 2× COMP - supports high-precision sensor acquisition with minimal power overhead. |
| Security | PSA Level 3 & SESIP3 certified; TrustZone, HUK, SFI, OTFDEC, SAES/AES coprocessors - meets IEC 62443-3-3 and ISO/SAE 21434 requirements for secure boot and runtime protection. |
| Communication | 1× CAN FD, 1× UCPD, 1× USB OTG FS, 6× USART, 4× I²C, 3× SPI, 2× SAI, 2× SDMMC - enables mixed-protocol connectivity in constrained-edge devices. |
Pinout & Package
STM32U585QII3Q is housed in a 48-pin UFQFPN package (7 × 7 mm, 0.5 mm pitch) with exposed thermal pad. This compact, lead-free ECOPACK2-compliant package supports high-density PCB layouts and efficient thermal dissipation in space-constrained applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Main power supply (1.71–3.6 V) | Supplies core, analog, and I/O domains; supports SMPS/LDO selection via PWR_CR3 register. |
| VSS | Ground reference | Dedicated analog/digital ground pins ensure noise isolation for precision ADC/DAC operation. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 136 fast I/Os; most 5V-tolerant; up to 14 support independent VDDIO down to 1.08 V for interfacing with low-voltage peripherals. |
| PC13–PC15 | RTC oscillator inputs | Connect external 32.768 kHz crystal for calendar RTC with hardware calibration and tamper detection. |
| PF0–PF1 | UCPD CC1/CC2 | Direct interface to USB Type-C connector for cable orientation detection, VCONN control, and Power Delivery negotiation. |
| PH0–PH1 | HSE oscillator inputs | Support 4–50 MHz external crystal for high-accuracy system clock generation and USB timing compliance. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with open-drain reset supervisors and push-button recovery. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, Flash, or SRAM); sampled at reset and latched for secure boot enforcement. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → DMA → AES → SRAM) without CPU involvement - reduces active time by >90% in sensor logging. |
| TrustZone + GTZC | Hardware-enforced isolation of secure/non-secure code and data; Global TrustZone Controller (GTZC) secures memories, peripherals, and DMA channels at runtime. |
| On-the-Fly Decryption (OTFDEC) | Decrypts Octo-SPI external Flash/NOR in real time using AES-128/256 - enables secure code execution from external memory without exposing plaintext. |
| Secure Firmware Installation (SFI) | Leverages embedded Root Secure Services (RSS) and Hardware Unique Key (HUK) to validate and install signed firmware images - prevents unauthorized firmware injection. |
| Ultra-Low-Power Analog Subsystem | 12-bit ADC operates autonomously in Stop 2 mode with hardware oversampling; OPAMPs and comparators retain functionality - enables always-on sensing at sub-µA quiescent current. |
| USB Type-C/UCPD Controller | Integrated UCPD PHY and protocol engine handles PD messaging, VBUS monitoring, and role swapping - eliminates need for external PD controllers in compact USB-C designs. |
Applications
| Smart Utility Meter | Industrial Predictive Maintenance Sensor |
|---|---|
Use Scenario: Battery-powered gas/water meter with metrology, RF mesh backhaul, and tamper detection. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing secure OTA updates, and coordinating LPBAM-acquired sensor data with LoRaWAN stack. Use Value: 1.9 µA Stop 3 mode extends 10-year battery life; TrustZone isolates metrology firmware from communication stack; UCPD enables field-service USB-C diagnostics. | Use Scenario: Vibration/temperature/acoustic sensor node mounted on rotating machinery in oil & gas facilities. IC Role / Device Role / Timing Role: Real-time edge processor running FFT and anomaly detection on ADC+MDF data; triggers alerts via CAN FD to gateway. Use Value: Dual 14-/12-bit ADCs sample at 2.5 Msps with hardware oversampling; MDF filters raw vibration data autonomously in Stop 2; 125 °C rating ensures reliability in harsh enclosures. |
| Secure Medical Wearable | Automotive Body Control Module (BCM) Subsystem |
Use Scenario: ECG/PPG patch with Bluetooth LE, encrypted health data storage, and FDA-compliant firmware signing. IC Role / Device Role / Timing Role: Secure host MCU managing biometric acquisition, TLS 1.3 handshakes via SAES/PKA, and secure element emulation. Use Value: PSA Level 3 certification validates cryptographic integrity; 512-byte OTP stores device keys; 96-bit unique ID enables per-unit attestation. | Use Scenario: Door module controlling window lift, mirror fold, and interior lighting with LIN/UART and CAN FD interfaces. IC Role / Device Role / Timing Role: Low-power subsystem MCU handling LIN slave communication, PWM motor control, and wake-on-LIN/CAN events. Use Value: 210 nA Standby mode with 24 wake-up pins enables instant response to door handle touch; 5V-tolerant I/Os interface directly with legacy LIN transceivers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L562VEJ6 | Same Cortex-M33 core, 512 KB Flash, 256 KB SRAM, no UCPD or OTFDEC; lower ULPMark-CP (340 vs. 450). | Lacks USB Type-C/Power Delivery control and external memory decryption - unsuitable for USB-C field service or secure external code storage. | Select when UCPD/OTFDEC are unnecessary and BOM cost reduction is prioritized over advanced security features. |
| RA4M3GDB00 | Renesas RA4M3 with Cortex-M33, 1 MB Flash, 384 KB SRAM, TrustZone, but no SMPS, lower max frequency (100 MHz), no CORDIC/FMAC. | Higher active current (25 µA/MHz), no hardware math accelerators - less suitable for real-time FFT or motor control at ultra-low power. | Select for Renesas ecosystem alignment where external power supply regulation is acceptable and computational load is moderate. |
Compared with STM32L562VEJ6 and RA4M3GDB00, the STM32U585QII3Q delivers superior ultra-low-power performance (450 ULPMark-CP), integrated UCPD for USB-C infrastructure, and OTFDEC for secure external code - making it optimal for next-generation secure, battery-operated edge nodes requiring field-upgradable firmware and robust physical-layer security.
Availability
STM32U585QII3Q is available at Aetrix Electronics and suitable for smart utility meters, predictive maintenance sensors, secure medical wearables, and automotive body electronics requiring stable component supply across extended product lifecycles.
Supply support for STM32U585QII3Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32U5 series targets ultra-low-power, high-security embedded applications - combining energy efficiency (ULPMark-CP >450), PSA Level 3 certification, and integrated USB Type-C/Power Delivery control to enable next-generation IoT and industrial edge devices.
FAQ
What is the maximum operating temperature for STM32U585QII3Q?
The STM32U585QII3Q is qualified for operation from –40 °C to +125 °C ambient temperature. This extended range is validated per JEDEC JESD22-A108 and supports deployment in under-hood automotive modules, industrial motor drives, and outdoor utility infrastructure without derating.
Does STM32U585QII3Q support external memory interfaces?
Yes - it integrates a Flexible Static Memory Controller (FSMC) supporting SRAM, PSRAM, NOR, NAND, and FRAM, plus two Octo-SPI interfaces for high-speed serial Flash/NOR. External memory can be decrypted on-the-fly using OTFDEC with AES-128/256 keys stored in secure HUK.
How does the UCPD peripheral differ from standard USB OTG in this MCU?
The UCPD (USB Type-C and Power Delivery) peripheral is a dedicated hardware block supporting USB-C cable detection, VCONN power switching, PD message parsing, and role negotiation (DFP/UFP) - unlike the USB OTG FS controller, which handles only data packet transport. UCPD operates independently in low-power modes and requires no software stack overhead.
Can the STM32U585QII3Q execute code directly from external Octo-SPI Flash?
Yes - with OTFDEC enabled, the MCU executes encrypted code directly from external Octo-SPI Flash. The decryption occurs transparently in hardware using keys derived from the Hardware Unique Key (HUK), ensuring plaintext never resides in external memory while maintaining full 160 MHz CPU performance.
STM32U585QII3Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 132-UFBGA
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 106
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 24x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U585QII3Q FAQ
1.How can I place an order for STM32U585QII3Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U585QII3Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U585QII3Q reliable?
The price and inventory of STM32U585QII3Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U585QII3Q is usually 5 days.
3.What payment methods are accepted for STM32U585QII3Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U585QII3Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U585QII3Q?
STM32U585QII3Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U585QII3Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U585QII3Q?
For technical support, including STM32U585QII3Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U585QII3Q requirements.
6.How does Aetrix verify that STM32U585QII3Q is sourced from the original manufacturer or authorized distributors?
All STM32U585QII3Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U585QII3Q meets industry standards.
7.What is the process for return or replacement of STM32U585QII3Q?
All STM32U585QII3Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U585QII3Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U585QII3Q part is unused and in its original packaging.
Return procedure for STM32U585QII3Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U585QII3Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

