My Inquiry
My Account
STMicroelectronics STM32U585QII6Q
- Part No.:
- STM32U585QII6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 132-UFBGA
- Datasheet:
-
STM32U585QII6Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 132UFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,020
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U585QII6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, 240 DMIPS performance, 2 MB Flash (ECC), 786 KB SRAM, and integrated crypto accelerators (AES, PKA, HASH, RNG). It operates from 1.71–3.6 V across –40 °C to +125 °C and supports LPBAM autonomous peripheral operation down to Stop 2 mode - ideal for battery-powered industrial sensors and secure IoT edge nodes.
For engineers reviewing the STM32U585QII6Q datasheet, STM32U585QII6Q pinout, STM32U585QII6Q application, or STM32U585QII6Q equivalent, key selection criteria include verified low-power mode current (530 nA Standby with RTC), TrustZone-certified security architecture (PSA Level 3, SESIP3), dual Octo-SPI interfaces for encrypted external memory, and 14-bit/12-bit ADCs with hardware oversampling for high-precision sensor acquisition.
Technical Context
This MCU implements a dual-cache ART Accelerator (8 KB I-Cache + 4 KB D-Cache) enabling zero-wait-state execution at up to 160 MHz. Its power architecture integrates both LDO and SMPS step-down converters with on-the-fly voltage scaling, supporting dynamic transition between Run, Stop 2/3, Standby, and Shutdown modes.
The security subsystem includes Arm TrustZone®, securable I/Os/peripherals/memories, Root of Trust via unique boot entry and HDP, and Secure Firmware Installation (SFI) powered by embedded Root Secure Services (RSS). Cryptographic acceleration covers AES (2 coprocessors, one DPA-resistant), PKA, HASH, and on-the-fly Octo-SPI decryption.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, DSP - enables secure, deterministic real-time control with hardware-isolated secure/non-secure worlds. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - delivers high throughput for complex firmware stacks while maintaining sub-20 µA/MHz efficiency in Run mode. |
| Flash / SRAM | 2 MB Flash (ECC, RWW, 100 kcycles), 786 KB SRAM (ECC OFF) or 722 KB (ECC ON) - ensures data integrity and concurrent code/data access in safety-critical applications. |
| Low-Power Modes | 530 nA Standby with RTC, 1.9 µA Stop 3 with 16 KB SRAM - extends battery life in always-on sensing nodes without sacrificing wake-up responsiveness. |
| Analog Peripherals | 14-bit ADC @ 2.5 Msps (hardware oversampling), 12-bit ADC autonomous in Stop 2, 2× DAC, 2× OPAMP, 2× COMP - supports high-fidelity analog signal chain without CPU intervention. |
| Security Certifications | PSA Certified Level 3 & SESIP3 Assurance Target - validates robustness against side-channel, fault injection, and logical attacks per industry-standard evaluation criteria. |
| Communication Interfaces | 1× CAN FD, 6× USART, 4× I²C FM+, 2× SAI, 2× Octo-SPI, USB Type-C/USB PD (UCPD), USB OTG FS - enables mixed-protocol connectivity in constrained-edge gateways. |
Pinout & Package
STM32U585QII6Q is packaged in UFQFPN48 (7 × 7 mm, 0.5 mm pitch), a space-constrained, thermally efficient package suitable for compact industrial and portable designs. Pin count and layout align with ST's QI-series footprint compatibility.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply / ground | Supports 1.71–3.6 V operation; decoupling required per datasheet layout guidelines to maintain stability in low-power modes. |
| VDDA, VSSA | Analog domain supply / ground | Independent analog rail enables noise-isolated ADC/DAC/OPAMP operation; must be filtered separately from digital VDD. |
| VBAT | Backup domain supply | Powers RTC, 32×32-bit backup registers, and 2 KB backup SRAM during main power loss - critical for timekeeping and state retention. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; accepts external push-button or supervisor IC assertion for reliable system initialization. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, user flash, or SRAM); sampled at reset - determines firmware execution origin. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 136 fast I/Os; most 5 V-tolerant, 14 support independent 1.08–3.6 V supply - enables direct interfacing with legacy logic and mixed-voltage peripherals. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → memory → timer → GPIO) without CPU wake-up - reduces active time and extends battery life in sensor logging. |
| TrustZone + GTZC | Hardware-enforced isolation of secure/non-secure code and data; Global TrustZone Controller (GTZC) secures memories, peripherals, and DMA channels - foundational for PSA-compliant firmware updates. |
| Dual Octo-SPI with OTFDEC | Two independent Octo-SPI controllers with on-the-fly decryption (OTFDEC) - allows secure execution from encrypted external NOR/FRAM without exposing keys or plaintext in SRAM. |
| ART Accelerator Caches | 8 KB instruction cache + 4 KB data cache - eliminates flash wait states at 160 MHz and accelerates external memory access, improving real-time determinism. |
| Secure Math Coprocessors | CORDIC + FMAC offload trigonometric and filtering computations - frees CPU for application logic in motor control or audio preprocessing tasks. |
Applications
| Industrial Sensor Node | Secure Smart Meter |
|---|---|
Use Scenario: Battery-powered wireless temperature/humidity/pressure node deployed in remote substations or pipelines. IC Role / Device Role / Timing Role: Main controller executing sensor fusion, LPWAN stack (LoRaWAN/NB-IoT), and secure OTA updates - manages timing via RTC-calibrated wake cycles and autonomous ADC sampling. Use Value: 530 nA Standby with RTC and LPBAM enable >10-year battery life; TrustZone isolates metering firmware from communication stack to prevent tampering. | Use Scenario: Revenue-grade electricity meter requiring cryptographic authentication, tamper detection, and long-term data integrity. IC Role / Device Role / Timing Role: Trusted execution environment host for metrology algorithms, secure key storage (HUK), and anti-tamper monitoring (TAMP peripheral) - RTC provides billing timestamping with hardware calendar. Use Value: PSA Level 3 certification validates resistance to physical and logical attacks; ECC Flash/SRAM prevents corruption in field deployments over 15+ years. |
| Medical Wearable Hub | Automotive Body Control Module |
Use Scenario: Multi-sensor wearable (ECG, SpO₂, motion) aggregating biometric data and transmitting via BLE/USB. IC Role / Device Role / Timing Role: Central hub managing analog front-end (14-bit ADC, OPAMP, COMP), digital filters (MDF/ADF), and secure health data packaging - uses SysTick + LPTIM for precise sampling intervals. Use Value: 14-bit ADC with hardware oversampling achieves <10 µV ENOB for clinical-grade ECG; 2 KB backup SRAM retains last vital sign snapshot during power interruption. | Use Scenario: Low-power body electronics module controlling lighting, door locks, and HVAC in EVs with ASIL-B readiness. IC Role / Device Role / Timing Role: Safety-aware controller interfacing with CAN FD bus, driving LED drivers via PWM timers, and monitoring supply rails (VCORE/VBAT) - uses watchdogs (IWDG/WWDG) and voltage monitors for fail-safe behavior. Use Value: –40 °C to +125 °C rating meets automotive ambient requirements; dual watchdogs and ECC memory support ISO 26262 functional safety goals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Same U5 series, but 1 MB Flash, 512 KB SRAM, no UCPD or USB OTG - lacks USB Type-C/Power Delivery controller and full-speed OTG. | Suitable for cost-sensitive, non-USB edge nodes where external power delivery negotiation isn't required. | Select when USB-C PD functionality is unnecessary and BOM cost reduction is prioritized over peripheral flexibility. |
| NXP LPC55S69JBD100 | Arm Cortex-M33, 640 KB Flash, 320 KB SRAM, no Octo-SPI, no TrustZone-certified PSA Level 3 - offers comparable crypto (AES, SHA, RNG) but lower memory and no on-the-fly external memory decryption. | Better suited for mid-tier consumer IoT with simpler memory architecture and less stringent security validation requirements. | Choose if PSA Level 3 certification and encrypted external memory execution are not mandatory design constraints. |
Compared with STM32U575ZIT6 and LPC55S69JBD100, the STM32U585QII6Q uniquely combines PSA Level 3/SESIP3 certification, dual Octo-SPI with OTFDEC, and 2 MB Flash - making it the only option among the three qualified for revenue-grade metering and encrypted firmware-in-place execution from external memory.
Availability
STM32U585QII6Q is available at Aetrix Electronics and suitable for industrial sensor nodes, secure smart meters, medical wearables, and automotive body control modules requiring stable component supply across extended product lifecycles.
Supply support for STM32U585QII6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power devices, sensors, and analog ICs for industrial, automotive, and consumer markets.
The STM32U5 series targets ultra-low-power, high-security embedded applications - engineered to deliver certified trust, multi-decade battery life, and seamless integration of AI/ML inference at the edge using hardware-accelerated math coprocessors.
FAQ
What is the maximum operating temperature for STM32U585QII6Q?
The STM32U585QII6Q is rated for operation from –40 °C to +125 °C, validated per industrial and extended-temperature specifications. This rating applies to all package variants including UFQFPN48, and is confirmed in Section 5.3.1 of DS13086 Rev 10. Thermal derating is not required within this range under specified supply and load conditions.
Does STM32U585QII6Q support external memory encryption?
Yes - it integrates two Octo-SPI interfaces with On-The-Fly Decryption (OTFDEC) engines, enabling real-time decryption of external NOR/FRAM memory using AES-128/256 keys stored in secure memory. This feature is hardware-verified and part of its PSA Level 3 certification scope.
How many wake-up pins are available in Standby mode?
The STM32U585QII6Q supports 24 dedicated wake-up pins in Standby mode, as documented in Section 3.9.3 of the datasheet. These pins retain interrupt capability even with CPU and most peripherals powered down, allowing flexible event-driven wake-up without RTC dependency.
Is the UFQFPN48 package RoHS and ECOPACK2 compliant?
Yes - the UFQFPN48 package for STM32U585QII6Q meets RoHS Directive 2011/65/EU and is ECOPACK2 certified, indicating compliance with ST's environmental policy including halogen-free materials and lead-free terminations. Full compliance documentation is available in ST's ECOPACK2 database under package code A0B9.
STM32U585QII6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 132-UFBGA
- Series:
- STM32U5
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 106
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 24x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U585QII6Q FAQ
1.How can I place an order for STM32U585QII6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U585QII6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U585QII6Q reliable?
The price and inventory of STM32U585QII6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U585QII6Q is usually 5 days.
3.What payment methods are accepted for STM32U585QII6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U585QII6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U585QII6Q?
STM32U585QII6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U585QII6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U585QII6Q?
For technical support, including STM32U585QII6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U585QII6Q requirements.
6.How does Aetrix verify that STM32U585QII6Q is sourced from the original manufacturer or authorized distributors?
All STM32U585QII6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U585QII6Q meets industry standards.
7.What is the process for return or replacement of STM32U585QII6Q?
All STM32U585QII6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U585QII6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U585QII6Q part is unused and in its original packaging.
Return procedure for STM32U585QII6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U585QII6Q Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
