STMicroelectronics STM32U585RIT6QTR
- Part No.:
- STM32U585RIT6QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32U585RIT6QTR.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,998
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U585RIT6QTR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, 240 DMIPS performance, 2 MB Flash (ECC), 786 KB SRAM, and integrated crypto accelerators (AES, PKA, HASH, RNG). It operates from 1.71–3.6 V across –40 °C to +125 °C and delivers 4.3 µA Stop 3 mode with full SRAM retention-ideal for battery-powered industrial sensors and secure IoT edge nodes.
For engineers reviewing the STM32U585RIT6QTR datasheet, STM32U585RIT6QTR pinout, STM32U585RIT6QTR application, or STM32U585RIT6QTR equivalent, key selection criteria include TrustZone-enabled secure boot, LPBAM autonomous peripheral operation in Stop 2 mode, dual Octo-SPI interfaces for encrypted external memory, and 14-bit/12-bit ADCs with hardware oversampling for precision sensing.
Technical Context
The device implements a dual-cache ART Accelerator (8 KB instruction cache, 4 KB data cache) enabling zero-wait-state execution at up to 160 MHz. Its power architecture integrates both LDO and SMPS step-down converters with on-the-fly voltage scaling, supporting dynamic transition between Run, Stop 2, Stop 3, Standby, and Shutdown modes.
Security is architected around Arm TrustZone®, SESIP3/PSA Level 3 certification, and hardware root-of-trust features including secure hide protection area (HDP), unique boot entry, and embedded Root Secure Services (RSS) for secure firmware installation and OTA updates.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, DSP extensions - enables secure real-time control with deterministic floating-point math. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports high-throughput sensor fusion and protocol stack processing without external co-processors. |
| Memory | 2 MB Flash (ECC, read-while-write, 100 kcycles endurance) + 786 KB SRAM (ECC OFF) - ensures robust code storage and large buffer space for secure firmware and telemetry. |
| Low-Power Modes | 4.3 µA Stop 3 (full SRAM), 530 nA Standby with RTC - extends battery life to years in metering and environmental monitoring applications. |
| Analog Peripherals | 14-bit ADC @ 2.5 Msps (hardware oversampling), dual 12-bit DACs, 2 op-amps with PGA, 2 ultra-low-power comparators - enables high-fidelity signal acquisition and analog actuation in compact designs. |
| Security Features | SESIP3/PSA Level 3 certified; AES coprocessors (1 DPA-resistant), PKA, HASH, NIST SP800-90B TRNG, 96-bit UID, 512-byte OTP - meets stringent requirements for secure boot, encrypted storage, and cryptographic key management. |
| Communication Interfaces | 1 CAN FD, 6 USARTs (including LIN/IrDA/modem), 4 I²C FM+, 2 SAI, 2 SDMMC, USB OTG FS, UCPD Type-C PD controller - supports multi-protocol connectivity in smart industrial and automotive subsystems. |
Pinout & Package
STM32U585RIT6QTR is housed in a 64-pin LQFP64 package (10 × 10 mm, 0.5 mm pitch), compatible with standard PCB assembly processes and offering full I/O access for complex peripheral routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Dedicated domains for core, analog, and I/O-enables independent voltage scaling and noise isolation for mixed-signal integrity. |
| VSS, VSSA, VSSIO2 | Ground returns | Separate ground planes minimize coupling between digital switching noise and sensitive analog/ADC paths. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 136 fast GPIOs (most 5V-tolerant); 14 support independent 1.08–3.6 V supply - allows direct interfacing with legacy logic and low-voltage peripherals. |
| PC13–PC15 | RTC/LSE interface | Supports 32.768 kHz crystal oscillator for calendar RTC with hardware calibration - critical for time-stamped logging and wake-up scheduling. |
| PF0–PF1 | System reset & boot configuration | NRST input and BOOT0/BOOT1 pins define reset behavior and boot source (Flash, system memory, or SRAM) - essential for field firmware recovery and secure boot enforcement. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → DMA → memory) while CPU remains in Stop 2 - eliminates wake-up latency for continuous sensor sampling. |
| Octo-SPI with OTFDEC | On-the-fly decryption of external NOR/FRAM memories using AES-128/256 - allows secure code execution from external storage without exposing plaintext firmware. |
| Chrom-ART Accelerator (DMA2D) | Hardware-accelerated 2D graphics rendering (copy, blend, fill) - reduces CPU load in HMI applications with LCD/TFT displays. |
| CORDIC + FMAC coprocessors | Hardware acceleration for trigonometric (sin/cos/tan) and filter coefficient computation - improves real-time motor control and audio preprocessing efficiency. |
| Tamper detection & backup domain | Active tamper pins + VBAT-supplied RTC, 32×32-bit backup registers, and 2 KB backup SRAM - preserves critical state during main power loss or physical intrusion attempts. |
Applications
| Smart Utility Metering | Secure Industrial Gateway |
|---|---|
|
Use Scenario: Battery-powered water/gas meters with long-life telemetry, tamper detection, and encrypted data upload via NB-IoT or LoRaWAN. IC Role / Device Role / Timing Role: Main application MCU handling sensor reading (pressure/temp), secure crypto signing, RTC-based time stamping, and low-power wireless stack execution. Use Value: 530 nA Standby with RTC and 160 nA Shutdown enable >15-year battery life; TrustZone isolates metering firmware from communication stack to prevent credential leakage. |
Use Scenario: Edge gateway aggregating Modbus RTU, CAN FD, and analog sensor data from factory floor equipment before forwarding to cloud via TLS-secured Ethernet/Wi-Fi. IC Role / Device Role / Timing Role: Secure host controller managing protocol translation, certificate-based authentication, and hardware-accelerated TLS handshake via SAES/PKA. Use Value: Dual Octo-SPI interfaces allow simultaneous encrypted firmware update and runtime code execution; 786 KB SRAM buffers multi-protocol traffic without external DRAM. |
| Medical Wearable Sensor Hub | Automotive Body Control Module (BCM) |
|
Use Scenario: ECG/PPG patch collecting biometric signals, performing local artifact filtering, and transmitting HIPAA-compliant data via Bluetooth LE. IC Role / Device Role / Timing Role: Signal acquisition hub with 14-bit ADC oversampling, CORDIC-based QRS detection, and secure BLE pairing using hardware TRNG and AES. Use Value: 4.3 µA Stop 3 mode preserves SRAM context during sleep between heartbeats; 2 op-amps with PGA condition analog biosignals directly on-chip, reducing BOM count. |
Use Scenario: Low-power BCM controlling door locks, lighting, HVAC, and diagnostics in 12 V automotive systems with ASIL-B functional safety requirements. IC Role / Device Role / Timing Role: Safety-aware MCU executing ISO 26262-compliant diagnostics, CAN FD communication, and watchdog supervision with dual-core lockstep not required due to hardware ECC and fault injection hardening. Use Value: –40 °C to +125 °C operation and 19.5 µA/MHz Run mode ensure reliability under hood conditions; 22 communication peripherals eliminate need for external bridge ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L562RET6 | Same Cortex-M33 core but lacks Octo-SPI, OTFDEC, UCPD, and only 512 KB Flash - no on-the-fly external memory decryption or USB Type-C PD control. | Targeted at cost-sensitive secure applications without external code storage or USB-C power negotiation needs. | Select when external memory encryption and USB-C PD are unnecessary, and lower Flash/SRAM capacity suffices. |
| RA6M5GFPMCBG | Renesas RA6M5 offers 1 MB Flash, 480 MHz Cortex-M33, but no TrustZone-certified PSA Level 3 assurance, no LPBAM, and higher active current (28 µA/MHz). | Suitable for high-performance industrial HMI where security certification is less critical than GUI throughput. | Choose for richer graphics (2D GPU) and faster CPU, but only if PSA Level 3 certification and sub-µA low-power modes are not mandatory. |
Compared with STM32L562RET6, the STM32U585RIT6QTR adds critical secure boot and encrypted external memory capabilities; versus RA6M5GFPMCBG, it delivers superior ultra-low-power autonomy and certified security for regulated IoT deployments.
Availability
STM32U585RIT6QTR is available at Aetrix Electronics and suitable for smart utility metering, secure industrial gateways, medical wearable sensor hubs, and automotive body control modules requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for STM32U585RIT6QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32U5 series is ST's flagship ultra-low-power secure MCU line, engineered specifically for battery-operated, safety-critical, and regulatory-compliant IoT endpoints demanding PSA Level 3 certification, hardware root-of-trust, and multi-year energy autonomy.
FAQ
What is the maximum operating temperature range for STM32U585RIT6QTR?
The STM32U585RIT6QTR is qualified for operation from –40 °C to +125 °C ambient temperature, meeting industrial and extended automotive under-hood requirements. This rating is verified per JEDEC JESD22-A104 and applies across all supported low-power modes and clock configurations.
Does STM32U585RIT6QTR support hardware-accelerated TLS 1.2/1.3?
Yes - the device integrates SAES (AES-128/256), PKA (RSA/ECC), HASH (SHA-256), and TRNG compliant with NIST SP800-90B, enabling full TLS handshake acceleration in software stacks like Mbed TLS or WolfSSL. No external crypto co-processor is needed for secure socket layer operations.
How many wake-up pins are available in Shutdown mode?
STM32U585RIT6QTR provides 24 dedicated wake-up pins in Shutdown mode, each capable of generating a system wake event from 160 nA quiescent current. These pins retain interrupt capability and can be configured as level- or edge-sensitive inputs without CPU intervention.
Is the 2 MB Flash memory organized in dual banks with read-while-write capability?
Yes - the 2 MB Flash is split into two independent banks, allowing concurrent read from one bank while programming or erasing the other. This enables seamless firmware updates and real-time code execution during Over-The-Air (OTA) upgrades without service interruption.
STM32U585RIT6QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 47
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 15x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U585RIT6QTR FAQ
1.How can I place an order for STM32U585RIT6QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U585RIT6QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U585RIT6QTR reliable?
The price and inventory of STM32U585RIT6QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U585RIT6QTR is usually 5 days.
3.What payment methods are accepted for STM32U585RIT6QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U585RIT6QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U585RIT6QTR?
STM32U585RIT6QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U585RIT6QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U585RIT6QTR?
For technical support, including STM32U585RIT6QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U585RIT6QTR requirements.
6.How does Aetrix verify that STM32U585RIT6QTR is sourced from the original manufacturer or authorized distributors?
All STM32U585RIT6QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U585RIT6QTR meets industry standards.
7.What is the process for return or replacement of STM32U585RIT6QTR?
All STM32U585RIT6QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U585RIT6QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U585RIT6QTR part is unused and in its original packaging.
Return procedure for STM32U585RIT6QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U585RIT6QTR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

