STMicroelectronics STM32U585VIT6
- Part No.:
- STM32U585VIT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32U585VIT6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,331
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U585VIT6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, 240 DMIPS performance, 2 MB Flash (ECC), 786 KB SRAM, and integrated crypto accelerators (AES, PKA, HASH, RNG). It operates from 1.71–3.6 V across –40 °C to +85 °C and delivers 4.3 µA Stop 3 mode with full SRAM retention-ideal for battery-powered IoT edge nodes requiring secure firmware updates and sensor fusion.
For engineers reviewing the STM32U585VIT6 datasheet, STM32U585VIT6 pinout, STM32U585VIT6 application, or STM32U585VIT6 equivalent, key selection criteria include TrustZone-enabled secure boot, LPBAM autonomous peripheral operation in Stop 2 mode, dual 14-/12-bit ADCs with hardware oversampling, Octo-SPI on-the-fly decryption, and USB Type-C®/PD controller integration.
Technical Context
The STM32U585VIT6 implements a dual-bank Arm Cortex-M33 core with MPU, FPU, and TrustZone® for hardware-isolated secure/non-secure execution environments. Its ART Accelerator includes 8 KB instruction cache and 4 KB data cache, enabling zero-wait-state execution at up to 160 MHz.
Power architecture integrates an SMPS step-down converter and LDO with dynamic voltage scaling and switch-on-the-fly capability. Low-power modes are orchestrated via FlexPowerControl, supporting LPBAM for DMA-driven autonomous peripheral operation down to Stop 2 mode and VBAT-supplied RTC with 32×32-bit backup registers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU - enables secure real-time control with hardware-enforced isolation between trusted and untrusted code. |
| Max Clock & Performance | 160 MHz / 240 DMIPS - supports high-throughput signal processing and real-time control loops without external clocking complexity. |
| Memory | 2 MB Flash (ECC, RWW), 786 KB SRAM (ECC OFF) - ensures robust firmware integrity and large buffer space for sensor aggregation or OTA update staging. |
| Low-Power Modes | 4.3 µA Stop 3 (full SRAM), 530 nA Standby w/RTC - extends coin-cell battery life to multi-year operation in always-on sensing applications. |
| Security | PSA Level 3 & SESIP3 certified; AES coprocessors (1 DPA-resistant), PKA, HASH, NIST SP800-90B TRNG - meets stringent requirements for secure boot, encrypted storage, and TLS offload. |
| Analog Peripherals | 14-bit ADC @ 2.5 Msps (oversampled), 12-bit ADC autonomous in Stop 2, 2× DAC, 2× OPAMP, 2× COMP - enables high-fidelity sensor acquisition with minimal CPU wake-up. |
| Connectivity | 1× CAN FD, 6× USART, 4× I²C, 3× SPI, 2× SAI, 1× USB OTG FS, 1× UCPD - supports industrial fieldbus, audio streaming, and USB-C power negotiation in single-chip designs. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with 52 general-purpose I/Os (most 5 V-tolerant), 14 I/Os with independent supply down to 1.08 V, and dedicated pins for TrustZone-secured peripherals including UCPD, OCTOSPI, and cryptographic accelerators.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Main power supply and ground | Supports dual-supply operation: VCORE (1.1 V) and VDD (1.71–3.6 V); SMPS/LDO selectable for optimal efficiency. |
| VBAT | Backup domain supply | Powers RTC, 32×32-bit backup registers, and 2 KB backup SRAM during main power loss-enables tamper-resilient timekeeping. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors and brown-out detection circuits. |
| UCPDx_CC1/CC2 | USB Type-C configuration channel | Dedicated pins for USB PD communication and cable orientation detection-no software GPIO bit-banging required. |
| OCTOSPIx_IO[0:7] | Octo-SPI interface signals | Enables direct XIP execution and on-the-fly decryption of external NOR/PSRAM-eliminates need for external secure memory controllers. |
| ADC1_IN[0:19] | Analog input channels | 14-bit ADC inputs with hardware oversampling and calibration; supports simultaneous sampling across multiple channels for sensor fusion. |
| PA13/PA14 | SWD debug interface | Serial Wire Debug (SWD) pins with trace support-enables secure debugging without exposing JTAG boundary scan. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → DMA → Crypto → SRAM) without CPU intervention-even in Stop 2 mode. |
| TrustZone-secured I/Os and memories | Hardware-enforced access control per pin group and memory region-prevents unauthorized read/write to secure firmware or keys. |
| On-the-fly decryption (OTFDEC) | Decrypts Octo-SPI external memory contents in real time using AES-128/256-keeps sensitive firmware or ML models confidential at rest. |
| CORDIC + FMAC coprocessors | Accelerates trigonometric (sin/cos/tan) and filter coefficient computations-reduces CPU load for motor control or audio preprocessing by >70%. |
| Secure Firmware Installation (SFI) | Root-secured service for authenticated, encrypted firmware loading-ensures only signed images execute after factory provisioning. |
Applications
| Smart Utility Meter | Wearable Health Monitor |
|---|---|
Use Scenario: Battery-operated electricity/water meter with tamper detection, metrology ADC, and secure NB-IoT upload. IC Role / Device Role / Timing Role: Main MCU executing metrology algorithms, managing secure OTA updates, and driving isolated RS-485/CAN FD communication. Use Value: 530 nA Standby with RTC maintains accurate billing timestamps; TrustZone isolates metrology firmware from connectivity stack to prevent credential leakage. | Use Scenario: Multi-sensor wristband measuring ECG, SpO₂, and motion with continuous low-power monitoring. IC Role / Device Role / Timing Role: Sensor hub aggregating analog front-end data, running lightweight ML inference, and managing Bluetooth LE radio timing. Use Value: 14-bit ADC + hardware oversampling achieves medical-grade signal fidelity; LPBAM autonomously processes PPG waveforms while CPU sleeps. |
| Industrial Predictive Maintenance Node | Secure Smart Home Gateway |
Use Scenario: Vibration and temperature sensor node on rotating machinery, performing FFT analysis and alerting via LoRaWAN. IC Role / Device Role / Timing Role: Real-time vibration analytics engine with CORDIC/FMAC acceleration and secure edge AI model storage. Use Value: 240 DMIPS + 786 KB SRAM enables local FFT/ML inference; OTFDEC protects proprietary algorithm IP stored in external PSRAM. | Use Scenario: Zigbee/Z-Wave-to-Matter bridge with local policy enforcement and encrypted cloud sync. IC Role / Device Role / Timing Role: Secure application processor handling Matter SDK, TLS 1.3 offload, and hardware-rooted device attestation. Use Value: PSA Level 3 certification validates secure boot chain; dual AES engines accelerate TLS handshake and OTA decryption concurrently. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L562VET6 | Same Cortex-M33 core but lacks UCPD, OTFDEC, and dual 14-/12-bit ADCs; 512 KB Flash, 256 KB SRAM. | Targeted at cost-sensitive secure applications without USB-C PD or external encrypted memory needs. | Select when USB-C negotiation and external encrypted memory are unnecessary-reduces BOM cost and layout complexity. |
| NXP LPC55S69JBD100 | Arm Cortex-M33 with TrustZone, 640 KB Flash, 320 KB SRAM, no OTFDEC or UCPD; includes DSP extensions but lower ULPMark-CP (340 vs 450). | Better suited for audio-centric edge AI with dual-core asymmetric processing (Cortex-M33 + Cortex-M0+). | Prefer for voice wake-word detection or multi-mic beamforming where DSP extensions outweigh crypto/peripheral gaps. |
Compared with STM32L562VET6 and LPC55S69JBD100, the STM32U585VIT6 uniquely combines USB Type-C PD controller, Octo-SPI on-the-fly decryption, and LPBAM autonomy-making it the only choice for secure, battery-powered devices requiring both external encrypted memory and bidirectional power negotiation.
Availability
STM32U585VIT6 is available at Aetrix Electronics and suitable for smart utility meters, wearable health monitors, industrial predictive maintenance nodes, and secure smart home gateways requiring stable component supply and long-term lifecycle assurance.
Supply support for STM32U585VIT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, sensors, and automotive ICs-with over 40 years of embedded systems expertise.
The STM32U5 series targets ultra-low-power, security-critical edge applications-including IoT endpoints, medical wearables, and industrial sensors-by integrating TrustZone, advanced power gating, and hardware-accelerated cryptography into a single die.
FAQ
What is the maximum operating frequency and associated DMIPS rating of the STM32U585VIT6?
The STM32U585VIT6 runs at up to 160 MHz with an ART Accelerator delivering 240 DMIPS (Dhrystone 2.1). This performance is sustained with zero wait states thanks to its 8 KB instruction cache, enabling deterministic real-time execution for control loops and signal processing without external memory latency penalties.
How does the LPBAM (Low-Power Background Autonomous Mode) reduce system-level power consumption?
LPBAM enables peripherals like ADC, timers, and crypto accelerators to operate autonomously via DMA chaining in Stop 2 mode-without waking the CPU. For example, an ADC can sample, trigger a hash calculation, and store results in SRAM while the core remains powered down, cutting active current draw by >95% compared to polling-based architectures.
Which security certifications apply to the STM32U585VIT6, and what do they validate?
The STM32U585VIT6 is certified to PSA Certified Level 3 and SESIP3 (Security Evaluation Standard for IoT Platforms). These validate hardware-enforced TrustZone isolation, secure boot with immutable root of trust, tamper detection, and resistance to side-channel attacks-including DPA-resistant AES and PKA accelerators meeting NIST SP800-90B for TRNG entropy.
Does the STM32U585VIT6 support external memory interfaces, and if so, which types and security features are included?
Yes-it supports external memory via two Octo-SPI interfaces and one Flexible Static Memory Controller (FSMC) for SRAM, PSRAM, NOR, NAND, and FRAM. Critically, the OTFDEC engine performs real-time AES-128/256 decryption of Octo-SPI memory contents, ensuring firmware and data confidentiality without software overhead or external secure elements.
STM32U585VIT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32U5
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 20x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U585VIT6 FAQ
1.How can I place an order for STM32U585VIT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U585VIT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U585VIT6 reliable?
The price and inventory of STM32U585VIT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U585VIT6 is usually 5 days.
3.What payment methods are accepted for STM32U585VIT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U585VIT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U585VIT6?
STM32U585VIT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U585VIT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U585VIT6?
For technical support, including STM32U585VIT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U585VIT6 requirements.
6.How does Aetrix verify that STM32U585VIT6 is sourced from the original manufacturer or authorized distributors?
All STM32U585VIT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U585VIT6 meets industry standards.
7.What is the process for return or replacement of STM32U585VIT6?
All STM32U585VIT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U585VIT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U585VIT6 part is unused and in its original packaging.
Return procedure for STM32U585VIT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U585VIT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

