STMicroelectronics STM32U585VIT6Q
- Part No.:
- STM32U585VIT6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32U585VIT6Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,475
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U585VIT6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, FPU, and 240 DMIPS performance. It integrates 2 MB Flash (with ECC), 786 KB SRAM, hardware crypto accelerators (AES, PKA, HASH), and supports LPBAM autonomous peripheral operation down to Stop 2 mode. It targets secure, battery-powered IoT edge nodes requiring real-time sensing, encrypted firmware updates, and long-term VBAT-backed RTC operation.
For engineers reviewing the STM32U585VIT6Q datasheet, STM32U585VIT6Q pinout, STM32U585VIT6Q application, or STM32U585VIT6Q equivalent, key selection criteria include TrustZone-enforced memory isolation, ULPMark™-CP score of 450, 160 nA Shutdown mode current, and dual Octo-SPI interfaces for secure external code execution.
Technical Context
The STM32U585VIT6Q implements a dual-bank Arm Cortex-M33 core with MPU, DSP extensions, and single-precision FPU, coupled with ART Accelerator delivering zero-wait-state execution at up to 160 MHz. Its FlexPowerControl architecture enables granular power gating across domains, including independent supply for 14 I/Os down to 1.08 V and dedicated low-power timers functional in Stop modes.
Security is architected via Arm TrustZone®, securable peripherals, Root of Trust with HDP and unique boot entry, and PSA Level 3/SESIP3-certified assurance. Cryptographic acceleration includes two AES coprocessors (one DPA-resistant), public-key accelerator, on-the-fly Octo-SPI decryption (OTFDEC), and NIST SP800-90B-compliant TRNG.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M33 with TrustZone®, FPU, MPU - enables secure, real-time deterministic execution with hardware-enforced privilege separation. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports high-throughput sensor fusion and protocol stack processing without external clocking complexity. |
| Memory | 2 MB Flash (ECC, RWW), 786 KB SRAM (ECC OFF) - allows robust firmware storage, OTA update staging, and large buffer allocation for audio/ML inference. |
| Low-Power Modes | 160 nA Shutdown, 530 nA Standby w/RTC - enables multi-year battery life in always-on environmental monitors and smart meters. |
| Crypto Acceleration | 2× AES (1 DPA-resistant), PKA, HASH, OTFDEC, TRNG - offloads TLS handshake, secure boot, and encrypted external memory access from CPU. |
| Analog Peripherals | 14-bit 2.5-Msps ADC, 2× 12-bit DAC, 2 OPAMPs, 2 comparators - supports precision sensor signal conditioning and closed-loop control without external ICs. |
| Communication | 1× CAN FD, 6× USART, 4× I²C, 2× SAI, 2× Octo-SPI, USB Type-C/USB PD controller - enables industrial fieldbus integration, audio streaming, and secure wired connectivity. |
Pinout & Package
STM32U585VIT6Q is housed in a 48-pin UFQFPN package (7 × 7 mm, 0.5 mm pitch), optimized for space-constrained portable and wearable designs. The package supports reflow soldering and provides thermal pad for enhanced heat dissipation under sustained 160 MHz operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Dedicated domains: VDD (core/SRAM), VDDA (analog), VDDIO2 (I/O bank 2) - enable independent voltage scaling and noise isolation for mixed-signal integrity. |
| VBAT | Backup power input | Supplies RTC, 32×32-bit backup registers, and 2 KB backup SRAM during main power loss - ensures timekeeping and state retention in energy-harvesting systems. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 136 fast I/Os; most 5V-tolerant, 14 with independent 1.08–3.6 V supply - support legacy interface level-shifting and ultra-low-voltage subsystem interfacing. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; accepts external push-button or supervisor IC assertion - ensures reliable cold-start and brown-out recovery. |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; low selects user Flash - enables field firmware recovery without debugger access. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC→DMA→Crypto→SRAM) without CPU wake-up - reduces active time by >90% in sensor logging applications. |
| TrustZone + GTZC | Hardware-enforced isolation of secure/non-secure firmware, memories, and peripherals - eliminates software-based privilege escalation risks in OTA-updated devices. |
| Octo-SPI with OTFDEC | Decrypts external NOR/PSRAM code in real time using AES-128/256 keys stored in secure HUK - enables scalable, tamper-resistant firmware expansion beyond on-chip Flash. |
| ULPMark™-CP Score | 450 - industry-leading benchmark for energy efficiency in active sensor acquisition and processing - validates sub-µA/MHz design viability for ISO 13849 PL e-rated safety functions. |
| Secure Firmware Installation (SFI) | Uses embedded Root Secure Services (RSS) to validate and install signed firmware images - eliminates need for external secure element in cost-sensitive medical wearables. |
Applications
| Smart Utility Meter | Industrial Wireless Sensor Node |
|---|---|
Use Scenario: Battery-powered electricity/water meter with metrology, RF mesh backhaul, and anti-tamper detection. IC Role / Device Role / Timing Role: Main MCU executing metrology algorithms, managing secure LoRaWAN/Thread stack, and enforcing tamper-triggered erase via TAMP peripheral. Use Value: 530 nA Standby with RTC enables 15+ year battery life; TrustZone isolates metrology firmware from communication stack; OTFDEC secures remote firmware updates. |
Use Scenario: Self-powered vibration/temperature node in predictive maintenance, harvesting energy from piezo or solar sources. IC Role / Device Role / Timing Role: Ultra-low-power host controlling MEMS sensors, performing FFT preprocessing via CORDIC/FMAC, and transmitting via BLE or Sub-GHz radio. Use Value: LPBAM automates ADC→CORDIC→DMA→SRAM chain in Stop 2 mode; 160 nA Shutdown minimizes quiescent drain; 14-bit ADC enables ±0.1% measurement accuracy. |
| Secure Medical Wearable | USB-C Power Delivery Hub |
Use Scenario: ECG/PPG patch requiring HIPAA-compliant data encryption, FDA Class II software validation, and 7-day continuous runtime. IC Role / Device Role / Timing Role: Trusted execution environment for biosignal processing, secure key storage (HUK), and TLS 1.3 endpoint for cloud telemetry. Use Value: PSA Level 3 certification satisfies regulatory audit requirements; 2 KB backup SRAM retains session keys across resets; 19.5 µA/MHz Run mode extends battery cycle count. |
Use Scenario: Multi-port USB-C hub with programmable power delivery negotiation, display alt-mode switching, and overvoltage protection. IC Role / Device Role / Timing Role: Dedicated UCPD controller managing PD contract negotiation, VCONN switching, and BMC signaling per port. Use Value: Integrated UCPD peripheral eliminates external PD controller IC; hardware CRC and fault monitoring ensure robust USB-C compliance; 8.95 µA Stop 2 mode maintains port presence detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L562VEJ6 | Same Cortex-M33 core, but 512 KB Flash, no Octo-SPI, no UCPD, lower ULPMark™-CP (340) | Lacks secure external memory expansion and native USB-C PD control - suitable only for simpler secure nodes without field-upgradable firmware or multi-protocol ports. | Select when budget constraints preclude 2 MB Flash and external crypto memory needs, and USB-C is not required. |
| NXP LPC55S69JBD100 | Dual Cortex-M33, 640 KB Flash, no TrustZone-certified bootloader, lower analog precision (12-bit ADC only), no OTFDEC | Requires external secure element for PSA Level 3 compliance; lacks hardware-accelerated secure external memory - increases BOM cost and attack surface. | Choose only if dual-core asymmetric processing (e.g., one core for RTOS, one for ML) is mandatory and external crypto ICs are acceptable. |
Compared with STM32L562VEJ6, the STM32U585VIT6Q delivers 4× more Flash, certified secure boot, and Octo-SPI decryption - essential for field-upgradable, tamper-evident firmware. Against LPC55S69JBD100, it offers integrated PSA Level 3 root of trust and hardware OTFDEC, reducing bill-of-materials and certification effort.
Availability
STM32U585VIT6Q is available at Aetrix Electronics and suitable for smart utility meters, industrial wireless sensor nodes, secure medical wearables, and USB-C power delivery hubs requiring stable component supply, long-term lifecycle assurance, and full traceability.
Supply support for STM32U585VIT6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, and automotive-grade ICs with strong focus on energy efficiency and security.
The STM32U5 series is ST's flagship ultra-low-power MCU line designed specifically for secure, battery-operated IoT endpoints demanding PSA-certified trust, sub-µA sleep currents, and hardware-accelerated cryptography - targeting medical, industrial, and smart infrastructure markets.
FAQ
What is the maximum operating temperature range for STM32U585VIT6Q?
The STM32U585VIT6Q is rated for –40 °C to +125 °C ambient operation, validated per JEDEC JESD22-A108. This extended range supports deployment in automotive under-hood modules, industrial motor drives, and outdoor utility infrastructure where thermal stress exceeds standard commercial limits.
Does STM32U585VIT6Q support hardware-based secure boot from external memory?
Yes - the device supports secure boot from external Octo-SPI memory via its On-the-Fly Decryption Engine (OTFDEC), which decrypts AES-128/256-encrypted firmware using keys derived from the Hardware Unique Key (HUK). Boot authentication is enforced by the ROM-based secure bootloader before any user code executes.
How many independent power domains does the STM32U585VIT6Q support?
The STM32U585VIT6Q features three independent power domains: VDD (core/SRAM), VDDA (analog), and VDDIO2 (I/O bank 2), each with dedicated regulators and voltage monitoring. This enables selective domain shutdown, noise isolation between analog and digital sections, and flexible I/O voltage configuration down to 1.08 V.
Can the LPBAM feature operate without CPU intervention in Stop 2 mode?
Yes - LPBAM enables fully autonomous peripheral-to-peripheral data movement (e.g., ADC sampling → DMA transfer → crypto acceleration → SRAM storage) while the CPU remains in Stop 2 mode. All required peripherals, clocks, and DMA controllers retain power and functionality, eliminating wake-up latency and CPU overhead.
STM32U585VIT6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32U5
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 79
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 784K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 18x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U585VIT6Q FAQ
1.How can I place an order for STM32U585VIT6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U585VIT6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U585VIT6Q reliable?
The price and inventory of STM32U585VIT6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U585VIT6Q is usually 5 days.
3.What payment methods are accepted for STM32U585VIT6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U585VIT6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U585VIT6Q?
STM32U585VIT6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U585VIT6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U585VIT6Q?
For technical support, including STM32U585VIT6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U585VIT6Q requirements.
6.How does Aetrix verify that STM32U585VIT6Q is sourced from the original manufacturer or authorized distributors?
All STM32U585VIT6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U585VIT6Q meets industry standards.
7.What is the process for return or replacement of STM32U585VIT6Q?
All STM32U585VIT6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U585VIT6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U585VIT6Q part is unused and in its original packaging.
Return procedure for STM32U585VIT6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U585VIT6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

