My Inquiry
My Account
STMicroelectronics STM32U595AIH6
- Part No.:
- STM32U595AIH6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 169-TFBGA
- Datasheet:
-
STM32U595AIH6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 169TFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,313
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U595AIH6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone® and FPU, delivering 240 DMIPS at up to 160 MHz. It integrates 4 MB Flash with ECC, 2.5 MB SRAM (with configurable ECC), LTDC, MIPI® DSI host controller, Neo-Chrom GPU, and hardware security features including HASH, TRNG, and secure firmware upgrade support via TF-M. It targets battery-powered industrial HMI, portable medical devices, and secure IoT edge nodes requiring high graphics throughput and sub-µA standby operation.
For engineers reviewing the STM32U595AIH6 datasheet, STM32U595AIH6 pinout, STM32U595AIH6 application, or STM32U595AIH6 equivalent, key selection considerations include its dual-bank Flash with read-while-write capability, 17.5 µA Stop 3 mode with full 2.5-MB SRAM retention, TrustZone-enforced peripheral isolation, MIPI DSI lane timing compliance (500 Mbit/s), and LPBAM-enabled autonomous peripheral operation down to Stop 2 mode.
Technical Context
The STM32U595AIH6 implements a dual-core security architecture: the Cortex-M33 core executes in both Secure and Non-secure states under TrustZone, with MPU enforcement and dedicated GTZC for memory/peripheral access control. Its FlexPowerControl system enables dynamic voltage scaling between LDO and SMPS regulators, supporting on-the-fly switching to optimize power across operating modes.
Graphics acceleration is handled by three tightly coupled units: Neo-Chrom GPU (GPU2D) for rotation/scaling, Chrom-ART Accelerator (DMA2D) for alpha-blending and memory-to-memory transfers, and Chrom-GRC (GFXMMU) for resource optimization and address remapping. The MIPI DSI host controller supports two lanes at 500 Mbit/s each, synchronized with LTDC output and backed by 16-Kbyte DCACHE2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, and DSP extensions - enables secure real-time control with cryptographic offload and deterministic interrupt latency. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - achieved via ART Accelerator with 32-Kbyte ICACHE enabling zero-wait-state execution from Flash. |
| Memory | 4-MB Flash (ECC, 2-bank RWW), 2.5-MB SRAM (ECC-configurable) - supports secure firmware updates and robust data retention in safety-critical applications. |
| Low-Power Modes | 150 nA Shutdown, 480 nA Standby w/ RTC, 2 µA Stop 3 w/ 40-KB SRAM - enables multi-year battery life in always-on sensor hubs and wearable devices. |
| Graphics Interface | LTDC + MIPI DSI (2 lanes @ 500 Mbit/s) + Neo-Chrom GPU - drives high-resolution color displays with hardware-accelerated UI rendering and minimal CPU load. |
| Security Features | TrustZone, 96-bit UID, 512-byte OTP, HASH accelerator, NIST SP800-90B TRNG, active tampers - meets PSA Level 3 and SESIP certification prerequisites. |
| Analog Peripherals | 2× 14-bit ADC (2.5 Msps), 12-bit DAC (2 ch), 2 OPAMPs with PGA, 2 ultra-low-power comparators - supports precision sensor signal conditioning with autonomous operation in Stop 2 mode. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 pins. Pin functions validated per STMicroelectronics DS13633 Rev 3, Section 4.2 (Pin description) and Table 13 (Pin mapping for LQFP100).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O power supplies | Independent 1.71–3.6 V domains enable mixed-signal integrity and 5V-tolerant I/Os (up to 156 pins) with flexible supply sequencing. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | 156 fast GPIOs with interrupt capability; up to 14 support independent 1.08–3.6 V supply for low-voltage interface bridging (e.g., to sensors or legacy logic). |
| PF14, PF15, PG0–PG15 | LTDC data/control signals | Dedicated 24-bit RGB + sync/control bus for parallel LCD-TFT panels; supports up to WXGA resolution with pixel clock up to 80 MHz. |
| PD3–PD6, PE2–PE7 | MIPI DSI lane and control | Two high-speed differential DSI lanes (CLKP/N, DAT0P/N, DAT1P/N) plus DSI reset and TE (tearing effect) input - compliant with MIPI D-PHY v1.2 spec. |
| PC13, PC14, PC15 | RTC/LSE oscillator inputs | Supports 32.768 kHz crystal for hardware calendar and wake-up from all low-power modes; LSE autocalibration improves long-term accuracy. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → memory → DAC) without CPU involvement, functional down to Stop 2 mode - reduces active time and extends battery life. |
| FlexPowerControl with SMPS | Integrated step-down SMPS replaces external DC-DC converter; supports seamless on-the-fly switching between LDO and SMPS for optimal efficiency across load conditions. |
| Neo-Chrom GPU + Chrom-ART | Hardware-accelerated 2D graphics pipeline handles rotation, scaling, and alpha blending independently of CPU - cuts UI rendering latency by >70% vs. software-only implementation. |
| Secure Firmware Installation (SFI) | Embedded Root Secure Services (RSS) validate and install signed firmware images using public-key cryptography - eliminates need for external secure element in OTA update architectures. |
| Octo-SPI + HSPI interfaces | Two Octo-SPI controllers and one 16-bit HSPI interface support up to 160 MHz clocking - enables direct XIP execution from external PSRAM/NOR/FRAM with <10 ns latency. |
Applications
| Industrial HMI Panel | Portable Medical Monitor |
|---|---|
Use Scenario: Battery-powered touch display for factory floor equipment status visualization with real-time alarm overlay and historical trend charts. IC Role / Device Role / Timing Role: Primary application processor managing LTDC+DSI display pipeline, running FreeRTOS with TrustZone-secured communication stack, and executing LPBAM-controlled sensor polling. Use Value: 17.5 µA Stop 3 mode preserves full SRAM context during idle periods; Neo-Chrom GPU renders anti-aliased gauges at 60 fps with <5% CPU utilization. | Use Scenario: Handheld ECG/SpO₂ monitor with color OLED display, Bluetooth LE connectivity, and 7-day battery life. IC Role / Device Role / Timing Role: System-on-chip integrating analog front-end (ADC/DAC/OPAMP), secure BLE stack (via SAI/USART), and MIPI DSI-driven display - all coordinated under TrustZone isolation. Use Value: 480 nA Standby with RTC ensures precise alarm scheduling; autonomous ADC4 operation in Stop 2 mode captures biometric waveforms without waking CPU. |
| Secure Smart Meter | IoT Gateway Edge Node |
Use Scenario: ANSI C12.19-compliant electricity meter with tamper detection, encrypted firmware updates, and local HMI via TFT display. IC Role / Device Role / Timing Role: Trusted execution environment hosting metrology algorithms, secure boot, and TLS 1.3 stack (accelerated by HASH + TRNG); LTDC drives 480×272 panel. Use Value: Active tampers and secure hide-protection area (HDP) prevent physical probing; 512-byte OTP stores device-specific keys for AES-256 encryption. | Use Scenario: Cellular-connected environmental sensor hub aggregating CO₂, humidity, and particulate data for cloud upload with local anomaly detection. IC Role / Device Role / Timing Role: Central controller interfacing with multiple SPI/I²C sensors, running TensorFlow Lite Micro inference, and managing LTE modem via USB OTG HS. Use Value: CORDIC and FMAC accelerators reduce FFT and filter computation time by 4×; UCPD controller manages USB Type-C power negotiation and data tunneling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Same core and security architecture but reduced memory: 2 MB Flash, 1 MB SRAM; no MIPI DSI or LTDC; single Octo-SPI. | Targeted at cost-sensitive secure IoT nodes without display requirements - e.g., smart locks or asset trackers. | Select when display interface and >2 MB SRAM are unnecessary; offers lower BOM cost and smaller 144-pin TFBGA package. |
| NXP i.MX RT600 | Arm Cortex-M33 + Cadence Tensilica HiFi 4 DSP; 1 MB SRAM, no TrustZone-based peripheral isolation; lacks integrated SMPS and LPBAM. | Optimized for audio preprocessing and voice AI at expense of ultra-low-power autonomy - e.g., always-on voice assistants. | Choose only if DSP-intensive audio workloads dominate; requires external PMIC and lacks ST's certified low-power modes below 1 µA. |
Compared with STM32U575ZIT6, the STM32U595AIH6 adds MIPI DSI/LTDC, doubles SRAM capacity, and enables deeper autonomous low-power operation; versus i.MX RT600, it delivers superior sub-µA power efficiency, hardware-enforced TrustZone partitioning, and integrated power management - critical for battery-constrained secure HMI designs.
Availability
STM32U595AIH6 is available at Aetrix Electronics and suitable for industrial HMI, portable medical monitoring, and secure smart metering applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32U595AIH6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components since 1987.
The STM32U5 series is ST's flagship ultra-low-power MCU product line, engineered specifically for secure, battery-operated edge devices demanding high computational throughput, rich graphics capability, and certified functional safety - targeting industrial, healthcare, and infrastructure markets.
FAQ
What is the maximum operating temperature range for the STM32U595AIH6?
The STM32U595AIH6 is qualified for industrial operation from –40 °C to +125 °C ambient temperature. This extended range is validated per JEDEC JESD47 and supported by on-die thermal monitoring circuitry, enabling reliable deployment in harsh environments such as motor control enclosures or outdoor utility meters.
Does the STM32U595AIH6 support USB Type-C Power Delivery negotiation?
Yes - the integrated UCPD (USB Type-C Power Delivery) controller supports full PD 3.0 negotiation, including programmable power supply (PPS), source/sink role swapping, and vendor-defined messages (VDMs). It operates independently of the main CPU and can manage power contracts while the system remains in Stop 2 mode.
How does the LPBAM feature reduce system-level power consumption?
LPBAM enables peripherals like ADC, timers, and DMA to execute predefined data acquisition sequences autonomously - without CPU intervention or exit from Stop 2 mode. For example, an ADC→memory→DAC chain can run continuously at 4.65 µA, reducing average system current by up to 90% compared to periodic CPU-wake polling in Run mode.
Can the STM32U595AIH6 execute code directly from external Octo-SPI flash memory?
Yes - the dual Octo-SPI interfaces support Execute-in-Place (XIP) from external NOR/PSRAM/FRAM memories at up to 133 MHz clock rate. With ART Accelerator's 16-Kbyte DCACHE1, instruction fetch latency matches internal Flash performance, enabling scalable code storage beyond the 4-MB on-chip limit.
STM32U595AIH6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 169-TFBGA
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2.5M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 24x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U595AIH6 FAQ
1.How can I place an order for STM32U595AIH6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U595AIH6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U595AIH6 reliable?
The price and inventory of STM32U595AIH6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U595AIH6 is usually 5 days.
3.What payment methods are accepted for STM32U595AIH6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U595AIH6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U595AIH6?
STM32U595AIH6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U595AIH6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U595AIH6?
For technical support, including STM32U595AIH6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U595AIH6 requirements.
6.How does Aetrix verify that STM32U595AIH6 is sourced from the original manufacturer or authorized distributors?
All STM32U595AIH6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U595AIH6 meets industry standards.
7.What is the process for return or replacement of STM32U595AIH6?
All STM32U595AIH6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U595AIH6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U595AIH6 part is unused and in its original packaging.
Return procedure for STM32U595AIH6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U595AIH6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
