Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

STMicroelectronics STM32U595AJH6

Name: STM32U595AJH6
Brand: STMicroelectronics
SKU: STM32U595AJH6
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32U595AJH6

Manufacturer:: STMicroelectronics

Category:: Microcontrollers

Package:: 169-TFBGA

Datasheet:: STM32U595AJH6.pdf

Description:: IC MCU 32BIT 4MB FLASH 169TFBGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,657

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32U595AJH6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, 240 DMIPS performance, 4 MB Flash (ECC), 2.5 MB SRAM (with configurable ECC), and integrated MIPI® DSI host controller and LTDC for high-resolution display systems. It operates from 1.71 V to 3.6 V across –40 °C to +125 °C and supports autonomous low-power background operation (LPBAM) down to Stop 2 mode - enabling battery-powered industrial HMI and secure edge sensor gateways.

For engineers reviewing the STM32U595AJH6 datasheet, STM32U595AJH6 pinout, STM32U595AJH6 application, or STM32U595AJH6 equivalent, key selection considerations include TrustZone-enabled secure boot, dual-bank read-while-write flash, 8.2 µA Stop 3 mode with 40-Kbyte SRAM retention, and hardware-accelerated graphics (Neo-Chrom GPU + Chrom-ART) for resource-constrained GUI applications.

Technical Context

The STM32U595AJH6 implements a dual-core security architecture via Arm TrustZone®, isolating secure firmware execution, cryptographic services (HASH, RNG, SFI), and protected memory regions (SRAM3 with ECC, OTP, HDP). Its FlexPowerControl system integrates SMPS + LDO with on-the-fly voltage scaling and 150 nA Shutdown mode enabled by 24 dedicated wake-up pins.

Graphics subsystem includes MIPI® DSI host (2 lanes @ 500 Mbit/s each), LTDC controller, Neo-Chrom GPU (GPU2D) for rotation/scaling, and Chrom-GRC (GFXMMU) for 20% graphic resource optimization - all supported by 16-Kbyte DCACHE2 and DMA2D acceleration. Analog subsystem features two 14-bit ADCs (2.5 Msps with hardware oversampling) and a 12-bit DAC operating autonomously in Stop 2 mode.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	Arm Cortex-M33 with TrustZone, FPU, MPU, DSP - enables secure real-time control and signal processing
Max Clock / Performance	160 MHz / 240 DMIPS - delivers deterministic response for motor control and audio processing
Memory	4 MB Flash (ECC, 2 banks, RWW), 2.5 MB SRAM (ECC configurable) - supports robust firmware updates and large buffer storage
Low-Power Modes	150 nA Shutdown, 480 nA Standby w/RTC, 2 µA Stop 3 w/40-KB SRAM - extends battery life in always-on edge nodes
Graphics Interface	MIPI DSI host (2 lanes @ 500 Mbit/s), LTDC, Neo-Chrom GPU - drives QHD+ displays without external GPU
Analog Peripherals	2× 14-bit ADC @ 2.5 Msps (oversampling), 12-bit DAC (2 ch), 2 OPAMP, 2 COMP - enables precision sensor fusion and actuator control
Security	TrustZone, 96-bit UID, 512-byte OTP, HASH, NIST SP800-90B RNG, Secure Firmware Install (SFI) - meets PSA Level 3 and SESIP requirements
Package	TFBGA169 (7 × 7 mm, 0.5 mm pitch) - compact footprint for space-constrained portable and wearable designs

Pinout & Package

STM32U595AJH6 is housed in a 169-ball TFBGA package (7 × 7 mm, 0.5 mm pitch) with 156 fast I/Os - up to 14 of which support independent supply down to 1.08 V for mixed-voltage interfacing. The ballout supports full peripheral routing including dual Octo-SPI, HSPI, USB OTG HS, MIPI DSI, LTDC, SDMMC, CAN FD, and multiple UART/I2C/SPI interfaces.

Pin/Terminal	Circuit Role	Design Meaning
VDD, VDDA, VDDIO2	Core, analog, and I/O power supplies	Independent domains allow flexible power sequencing and low-noise analog operation
VSS, VSSA, VSSIO2	Ground references	Dedicated analog ground improves ADC/DAC SNR; separate I/O ground reduces switching noise
NRST	Active-low reset input	Asynchronous reset with internal pull-up; compatible with external reset supervisors
BOOT0	Boot mode selection	Configures boot source (system memory, embedded flash, or SRAM) at power-up
PA0–PA15, PB0–PB15, etc.	General-purpose I/Os	156 total I/Os with interrupt capability; most 5V-tolerant, supporting legacy interface compatibility
PF14–PF15, PG13–PG14	MIPI DSI lane signals	High-speed differential pair routing for DSI clock and data lanes (up to 500 Mbit/s per lane)
PD0–PD15, PE0–PE15	LTDC parallel RGB interface	24-bit RGB + HSYNC/VSYNC/DE support for direct TFT panel connection
PC10–PC12, PD2	Octo-SPI interface	Supports x1/x2/x4/x8 SPI protocols for high-bandwidth external flash or PSRAM expansion

Key Features

Feature	Design Value
FlexPowerControl with SMPS + LDO	Enables dynamic voltage scaling and sub-µA standby modes without external PMIC
LPBAM (Low-Power Background Autonomous Mode)	Permits DMA-driven peripheral operation (ADC, timers, SPI) while CPU remains in Stop 2 - no firmware intervention needed
Neo-Chrom GPU + Chrom-ART Accelerator	Reduces CPU load for GUI rendering: 2D rotation/scaling, alpha blending, and texture mapping offloaded in hardware
Secure Root of Trust (HDP + RSS)	Guarantees immutable boot entry and secure firmware installation using embedded root services
Dual-bank Flash with RWW	Allows seamless over-the-air (OTA) updates: execute from Bank A while programming Bank B
Autonomous Analog Subsystem	ADC4 and DAC operate in Stop 2 mode with independent clocking - enables continuous sensor sampling during deep sleep

Applications

Industrial HMI Panel

Secure Edge Gateway

Use Scenario: Compact, fanless human-machine interface for factory automation with touch-enabled QHD display and local data logging.

IC Role / Device Role / Timing Role: Main application processor managing LTDC-driven TFT panel, MIPI DSI bridge, real-time control loop, and encrypted OTA update handling.

Use Value: Integrated Neo-Chrom GPU eliminates need for external graphics IC; TrustZone isolates UI runtime from secure firmware partition.

Use Scenario: Battery-powered wireless gateway aggregating Modbus/RS485 sensor data and forwarding via TLS-secured cellular/Wi-Fi link.

IC Role / Device Role / Timing Role: Secure system-on-chip executing TF-M-based PSA-certified firmware, managing crypto acceleration (HASH/RNG), and maintaining RTC-backed event timestamps.

Use Value: 195 nA Standby mode with 24 wake-up pins enables multi-year battery life; dual-bank flash ensures fail-safe firmware recovery.

Portable Medical Monitor

Smart Energy Meter

Use Scenario: Handheld vital sign monitor with ECG front-end, OLED display, and Bluetooth LE telemetry.

IC Role / Device Role / Timing Role: Signal acquisition hub performing simultaneous 14-bit ADC sampling, digital filtering (MDF), and low-power display refresh via LTDC.

Use Value: Autonomous ADC4 operation in Stop 2 mode allows continuous waveform capture at <2 µA system current - critical for 7-day battery runtime.

Use Scenario: DIN-rail mounted electricity meter with tamper detection, metrology SoC interface, and secure remote firmware upgrade.

IC Role / Device Role / Timing Role: Trusted execution environment hosting secure bootloader, tamper monitoring (TAMP), and AES-encrypted communication stack.

Use Value: Active tampers + 512-byte OTP enable anti-cloning and lifecycle management; 125 °C rating ensures reliability in enclosed meter enclosures.

Equivalent & Alternatives

The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STM32U575ZIT6	Same core, lower Flash (2 MB) and SRAM (1 MB); no MIPI DSI or LTDC; TFBGA144 package	Suitable for secure IoT nodes without display, e.g., smart locks or asset trackers	Select when display interface and >2 MB RAM are unnecessary - reduces BOM cost and PCB area
NXP i.MX RT600	Arm Cortex-M33 + DSP co-processor; no TrustZone isolation; 1 MB SRAM; no integrated DSI/LTDC	Targeted at audio DSP workloads (e.g., voice assistants) with external display controllers	Prefer for compute-intensive audio preprocessing where cryptographic isolation is secondary to DSP throughput

Compared with STM32U575ZIT6 and i.MX RT600, the STM32U595AJH6 uniquely combines display subsystem integration (DSI + LTDC), highest on-chip memory density (4 MB Flash/2.5 MB SRAM), and PSA Level 3–certifiable security - making it optimal for secure, GUI-rich edge devices requiring long battery life and field-upgradable firmware.

Availability

STM32U595AJH6 is available at Aetrix Electronics and suitable for industrial HMI, secure edge gateways, portable medical monitors, and smart energy meters requiring stable component supply across extended temperature ranges and long product lifecycles.

Supply support for STM32U595AJH6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors.

The STM32U5 series is ST's flagship ultra-low-power MCU line built on the Arm Cortex-M33 core, targeting secure, battery-operated edge applications with rich peripheral integration and certified functional safety (IEC 61508 SIL2) and security (PSA Certified Level 3).

FAQ

What is the maximum operating temperature range for STM32U595AJH6?

The STM32U595AJH6 is qualified for operation from –40 °C to +125 °C ambient temperature. This extended range is validated per JEDEC JESD22-A104 and supports deployment in harsh environments such as industrial control cabinets, outdoor energy infrastructure, and automotive under-hood telemetry modules.

Does STM32U595AJH6 support true hardware-based TrustZone isolation?

Yes. STM32U595AJH6 implements Arm TrustZone at the silicon level, with hardware-enforced secure/non-secure state separation, GTZC-managed peripheral security attribution, and secure boot enforced by immutable ROM code. All secure memory (SRAM3, Flash bank 1), peripherals (RNG, HASH, UCPD), and debug interfaces are gated by TrustZone policy.

Can the MIPI DSI interface drive a 1080p display directly?

Yes. With two DSI lanes operating at up to 500 Mbit/s each, the STM32U595AJH6 supports pixel clocks sufficient for Full HD (1920×1080) at 60 Hz using DSI video mode. The integrated Chrom-GRC (GFXMMU) optimizes bandwidth usage, and the LTDC controller provides timing generation and RGB output for panels requiring parallel interface bridging.

Is there hardware support for secure firmware updates over-the-air (OTA)?

Yes. STM32U595AJH6 includes Secure Firmware Install (SFI) powered by embedded Root Secure Services (RSS), enabling authenticated and encrypted firmware image validation prior to installation. Combined with dual-bank flash and TrustZone-protected update logic, it supports robust, rollback-resistant OTA updates compliant with PSA Certified Firmware Update profiles.

STM32U595AJH6 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 169-TFBGA

Series:: STM32U5

Packaging:: Tray

Product Status:: Active

Programmable:: -

Core Processor:: ARM® Cortex®-M33

Core Size:: 32-Bit

Speed:: 160MHz

Connectivity:: CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG

Peripherals:: Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT

Number of I/O:: 136

Program Memory Size:: 4MB (4M x 8)

Program Memory Type:: FLASH

EEPROM Size:: -

RAM Size:: 2.5M x 8

Voltage - Supply (Vcc/Vdd):: 1.71V ~ 3.6V

Data Converters:: A/D 24x12/14b SAR; D/A 2x12b

Oscillator Type:: External, Internal

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:

STM32U595AJH6 FAQ

1.How can I place an order for STM32U595AJH6 through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32U595AJH6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32U595AJH6 reliable?

The price and inventory of STM32U595AJH6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U595AJH6 is usually 5 days.

3.What payment methods are accepted for STM32U595AJH6?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U595AJH6 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32U595AJH6?

STM32U595AJH6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32U595AJH6 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32U595AJH6?

For technical support, including STM32U595AJH6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U595AJH6 requirements.

6.How does Aetrix verify that STM32U595AJH6 is sourced from the original manufacturer or authorized distributors?

All STM32U595AJH6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U595AJH6 meets industry standards.

7.What is the process for return or replacement of STM32U595AJH6?

All STM32U595AJH6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U595AJH6, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32U595AJH6 part is unused and in its original packaging.

Return procedure for STM32U595AJH6:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…