Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

STMicroelectronics STM32U595AJH6Q

Name: STM32U595AJH6Q
Brand: STMicroelectronics
SKU: STM32U595AJH6Q
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32U595AJH6Q

Manufacturer:: STMicroelectronics

Category:: Microcontrollers

Package:: 169-TFBGA

Datasheet:: STM32U595AJH6Q.pdf

Description:: IC MCU 32BIT 4MB FLASH 169TFBGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,584

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32U595AJH6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, FPU, and integrated graphics acceleration (Neo-Chrom GPU + Chrom-ART), delivering 240 DMIPS at up to 160 MHz. It features 4 MB Flash with ECC, 2.5 MB SRAM (with configurable ECC), MIPI® DSI host controller (2 lanes @ 500 Mbit/s), and LTDC for TFT display control - deployed in secure, battery-powered HMI systems requiring real-time graphics and cryptographic integrity.

For engineers reviewing the STM32U595AJH6Q datasheet, STM32U595AJH6Q pinout, STM32U595AJH6Q application, or STM32U595AJH6Q equivalent, key selection criteria include TrustZone-enabled secure boot, LPBAM autonomous peripheral operation in Stop 2 mode, 14-bit ADC2.5-Msps performance with hardware oversampling, and dual Octo-SPI interfaces for external memory expansion.

Technical Context

The STM32U595AJH6Q implements a dual-cache architecture: 32-Kbyte ICACHE enabling zero-wait-state execution from Flash at 160 MHz, and two independent 16-Kbyte DCACHEs - one for external memories (DCACHE1) and one dedicated to graphics (DCACHE2). Its power architecture integrates both LDO and SMPS step-down converters with dynamic voltage scaling and on-the-fly switching.

Security is enforced via Arm TrustZone®, securable peripherals, Root of Trust with unique boot entry and HDP, and embedded Secure Firmware Installation (SFI) services. The device supports secure firmware upgrades via TF-M and includes NIST SP800-90B-compliant TRNG, HASH accelerator, and 512-byte OTP for key storage.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	Arm Cortex-M33 with TrustZone, FPU, MPU, DSP extensions - enables secure, deterministic real-time control with floating-point math acceleration.
Max Clock / Performance	160 MHz / 240 DMIPS - supports high-throughput signal processing and UI rendering without external co-processors.
Memory	4 MB Flash (ECC, RWW), 2.5 MB SRAM (configurable ECC) - sufficient for complex GUI stacks, OTA firmware images, and secure runtime data isolation.
Low-Power Modes	150 nA Shutdown, 480 nA Standby w/RTC, 2 µA Stop 3 w/40 KB SRAM - enables multi-year battery life in always-on sensor-HMI edge nodes.
Graphics Interface	MIPI DSI host (2 lanes @ 500 Mbit/s) + LTDC + Neo-Chrom GPU2D + Chrom-ART DMA2D - renders smooth animations, rotation/scaling, and transparency effects directly in hardware.
Analog Peripherals	2× 14-bit ADC @ 2.5 Msps (oversampled), 12-bit DAC ×2, 2 OPAMPs w/PGA, 2 ultra-low-power comparators - supports precision sensor fusion and analog front-end autonomy in Stop 2 mode.
Security Features	TrustZone, secure boot, HDP, SFI, TF-M support, HASH, TRNG, 96-bit UID, 512-byte OTP - meets PSA Certified Level 3 and IEC 62443 requirements for secure IoT endpoints.

Pinout & Package

LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 leads. Pin mapping validated per STMicroelectronics DS13633 Rev 3, Section 4.1–4.2 (Pinout schematics and pin description).

Pin/Terminal	Circuit Role	Design Meaning
VDD, VDDA, VDDIO2	Power supply domains	Independent 1.71–3.6 V supplies for core, analog, and I/O - enables mixed-voltage system integration and noise isolation.
PA0–PA15, PB0–PB15, etc.	General-purpose I/O	Up to 156 fast GPIOs; most 5V-tolerant, 14 with independent 1.08–3.6 V supply - supports legacy interface bridging and low-voltage logic interfacing.
PD0–PD15 (LTDC)	RGB parallel video interface	24-bit RGB + HSYNC/VSYNC/DE signals - drives TFT panels up to WXGA resolution without external timing controller.
PE2–PE11 (DSI)	MIPI DSI differential lanes	2-lane DSI host with clock/data pairs - connects directly to DSI displays (e.g., 720p AMOLED) with embedded PHY and protocol stack.
PF0–PF13 (OCTOSPI1/2)	Octo-SPI memory interface	Dual 8-line SPI supporting XIP from NOR/PSRAM/FRAM - enables seamless code execution and data streaming from external memory.

Key Features

Feature	Design Value
LPBAM (Low-Power Background Autonomous Mode)	Enables DMA-driven peripheral chains (ADC→DMA→memory→DAC) fully autonomous down to Stop 2 mode - eliminates CPU wake-ups for sensor logging.
Neo-Chrom GPU2D + Chrom-GRC	Hardware-accelerated 2D graphics with perspective-correct texture mapping and GFXMMU-based resource optimization - reduces CPU load by >70% in GUI rendering.
VBAT domain	RTC + 32×32-bit backup registers + 2 KB backup SRAM powered independently - preserves timekeeping and critical state during main power loss.
FlexPowerControl architecture	Dynamic SMPS/LDO switching, voltage scaling, and fine-grained peripheral gating - achieves industry-leading ULPMark™-CP score of 369.
CORDIC + FMAC coprocessors	Hardware trigonometric (sin/cos/tan) and filter math acceleration - offloads 95% of motor control or audio filtering computation from CPU.

Applications

Smart Medical Wearable

Industrial HMI Panel

Use Scenario: Compact wearable ECG/SpO₂ monitor with color OLED display and Bluetooth LE connectivity.

IC Role / Device Role / Timing Role: Main MCU executing secure sensor acquisition, real-time waveform rendering, encrypted BLE packet generation, and RTC-synchronized data logging.

Use Value: LPBAM enables continuous ADC sampling and FIFO buffering in Stop 2 mode; Neo-Chrom GPU renders live waveform overlays with <5 ms latency.

Use Scenario: DIN-rail mounted factory HMI with 7-inch TFT display, CAN FD fieldbus, and secure firmware update capability.

IC Role / Device Role / Timing Role: Central controller managing LTDC-driven GUI, FDCAN I/O coordination, and over-the-air secure firmware installation via UCPD/USB-C PD.

Use Value: Dual Octo-SPI interfaces host GUI assets and firmware partitions separately; TrustZone isolates secure update engine from application code.

Secure Smart Meter

Portable Test Instrument

Use Scenario: EN13757-compliant utility meter with tamper detection, LCD+touch interface, and AES-128 encrypted metrology data transmission.

IC Role / Device Role / Timing Role: Trusted execution environment for metrology algorithms, secure key management, tamper-triggered erase, and ISO/IEC 7816 smart card interface.

Use Value: Active tampers + HDP + OTP prevent physical and logical attacks; 12-bit DAC autonomously drives analog meter outputs in Stop 2 mode.

Use Scenario: Handheld oscilloscope with 100 MSa/s sampling, FFT analysis, and battery-powered operation for 8+ hours.

IC Role / Device Role / Timing Role: High-speed data acquisition controller using dual 14-bit ADCs, CORDIC-based FFT engine, and Chrom-ART-accelerated waveform display.

Use Value: 2.5 Msps ADC oversampling achieves >12 ENOB; DCACHE2 + GPU2D render 1280×800 FFT spectrograms at 30 fps with zero CPU overhead.

Equivalent & Alternatives

The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STM32U585AIH6Q	Same core, 2 MB Flash, 1 MB SRAM, no MIPI DSI or LTDC - lacks Neo-Chrom GPU and DSI PHY.	Suitable for secure sensor hubs or crypto gateways without display output.	Select when display interface and >2 MB SRAM are unnecessary - lower BOM cost and smaller footprint (LQFP64).
NXP i.MX RT600	Arm Cortex-M33 + DSP, 1 MB SRAM, no TrustZone memory isolation, no LPBAM, no integrated DSI/LTDC.	Targeted at audio DSP and voice AI; requires external display controller and lacks autonomous low-power modes.	Choose only if advanced audio preprocessing (e.g., far-field beamforming) dominates over display and ultra-low-power operation.

Compared with STM32U595AJH6Q, the STM32U585AIH6Q sacrifices graphics and memory capacity for cost and power efficiency in non-display applications, while the i.MX RT600 trades security depth and autonomous peripheral control for raw DSP throughput - making the U595 uniquely balanced for secure, battery-powered HMI endpoints.

Availability

STM32U595AJH6Q is available at Aetrix Electronics and suitable for industrial HMIs, portable medical devices, and secure smart meters requiring stable component supply, long-term lifecycle assurance, and full traceability through ST's qualified manufacturing lines.

Supply support for STM32U595AJH6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components since 1987.

The STM32U5 series targets ultra-low-power, secure, and graphics-capable edge applications - engineered to replace discrete MCU + GPU + security chip combinations in next-generation IoT and industrial HMI designs.

FAQ

What is the maximum operating temperature range for STM32U595AJH6Q?

The STM32U595AJH6Q is rated for industrial operation from –40 °C to +125 °C ambient temperature, verified per DS13633 Rev 3 Section 5.3.1. This extended range supports deployment in harsh environments such as factory automation controllers and automotive cabin modules without derating.

Does STM32U595AJH6Q support USB Type-C Power Delivery negotiation?

Yes - it integrates a dedicated USB Type-C/Power Delivery controller (UCPD) compliant with USB PD 3.0 and USB Type-C 1.3 specifications. The UCPD block handles BMC communication, VCONN switching, and policy engine execution without CPU intervention, enabling self-powered dock and charger detection.

How does LPBAM reduce power consumption in sensor acquisition tasks?

LPBAM enables autonomous peripheral chaining - for example, configuring ADC → DMA → memory → timer-triggered DAC - entirely within Stop 2 mode. No CPU wake-up is required; all transfers execute under DMA control with sub-µA current draw, reducing average system power by up to 90% versus polling-based architectures.

Can STM32U595AJH6Q run TF-M (Trusted Firmware-M) out of the box?

Yes - the device includes embedded Root Secure Services (RSS) and hardware-enforced TrustZone isolation, allowing direct deployment of Arm TF-M v1.6+ with PSA Certified Level 3 compliance. ST provides pre-integrated TF-M reference implementations in STM32CubeU5 firmware packages, including secure boot and attestation services.

STM32U595AJH6Q Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 169-TFBGA

Series:: STM32U5

Packaging:: Tray

Product Status:: Active

Programmable:: -

Core Processor:: ARM® Cortex®-M33

Core Size:: 32-Bit

Speed:: 160MHz

Connectivity:: CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG

Peripherals:: Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT

Number of I/O:: 133

Program Memory Size:: 4MB (4M x 8)

Program Memory Type:: FLASH

EEPROM Size:: -

RAM Size:: 2.5M x 8

Voltage - Supply (Vcc/Vdd):: 1.71V ~ 3.6V

Data Converters:: A/D 24x12/14b SAR; D/A 2x12b

Oscillator Type:: External, Internal

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:

STM32U595AJH6Q FAQ

1.How can I place an order for STM32U595AJH6Q through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32U595AJH6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32U595AJH6Q reliable?

The price and inventory of STM32U595AJH6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U595AJH6Q is usually 5 days.

3.What payment methods are accepted for STM32U595AJH6Q?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U595AJH6Q transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32U595AJH6Q?

STM32U595AJH6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32U595AJH6Q order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32U595AJH6Q?

For technical support, including STM32U595AJH6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U595AJH6Q requirements.

6.How does Aetrix verify that STM32U595AJH6Q is sourced from the original manufacturer or authorized distributors?

All STM32U595AJH6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U595AJH6Q meets industry standards.

7.What is the process for return or replacement of STM32U595AJH6Q?

All STM32U595AJH6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U595AJH6Q, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32U595AJH6Q part is unused and in its original packaging.

Return procedure for STM32U595AJH6Q:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…